Search
Add filters:
Use filters to refine the search results.
Results 1-1 of 1 (Search time: 0.005 seconds).
- previous
- 1
- next
Item hits:
Upload Date | Title | Researcher | Guide(s) |
---|---|---|---|
14-Mar-2018 | Power minimization in arithmetic logic unit design using clock gating techniques for high speed circuits | L, Raja | Thanushkodi, K |
Discover
Keyword
- 1 Gating