Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/594472
Title: 3D Graphics of Digital Multiplier and Deep Neural Learning based Deming Regression adder Enhancement for Efficient VLSI Design
Researcher: MANNE RENUKA
Guide(s): MARY VALANTINA G
Keywords: Engineering
Engineering and Technology
Engineering Electrical and Electronic
University: Sathyabama Institute of Science and Technology
Completed Date: 2023
Abstract: In domain of VLSI industry, minimum power, time, as well as area-effective designs are often desired for different applications. Adders as well as multipliers play a fundamental task in VLSI circuit designs. Among various multiplier design, VLSI system with adder gives optimized system performance. Enhanced performance VLSI adders vital basics in widespread use as well as digital-signal processing processors as applied in design of Arithmetic-Logic Units, in floating-point arithmetic data paths and so on. Needs of adder are quick and effective during power consumption, area. Parallel Prefix adders are generally applied in computerized plan. Besides, many graphical applications with digital multiplier have been designed by several researchers to determine the adder enhancement. The design of three-dimensional integrated circuit was not improved in terms of minimal time and area and power requirement. To improve VLSI design by using adder enhancement, novel methods are proposed in this research. newlineIn first research work, Novel Dual-Channel Multiplier (NDCM) approach is designed for carry outing adder enhancement of digital multiplier in VLSI design. NDCM includes three main parts such as data preprocessing, carry generation and post processing process. In preprocessing, unnecessary signals are eliminated and preprocessed carry data is attained with list of adders. Next, carry generation process is performed to carry single bit of data at the operation using two gates such as AND gate OR gate. With generated carry bit, post processing is performed using to improve the adder enhancement with less time. newlineix newlineDeep Fully Connectedness Convolutional Broken Stick Regressive Brent Kung Adder Enhancement (DFCCBSRBKAE) method is designed during second research work for efficient VLSI design. DFCCBSRBKAE is designed with the objective of reducing area, delay of VLSI circuits design. This can be done by using input layer, hidden layers as well as output layer. Input layer obtains information from digital signal processing.
Pagination: vi, 162
URI: http://hdl.handle.net/10603/594472
Appears in Departments:ELECTRONICS DEPARTMENT

Files in This Item:
File Description SizeFormat 
01_title.pdfAttached File135.91 kBAdobe PDFView/Open
02_prelim pages.pdf701.92 kBAdobe PDFView/Open
03_content.pdf261.45 kBAdobe PDFView/Open
04_abstract.pdf95.8 kBAdobe PDFView/Open
05_chapter 1.pdf226.16 kBAdobe PDFView/Open
06_chapter 2.pdf165.03 kBAdobe PDFView/Open
07_chapter 3.pdf667.57 kBAdobe PDFView/Open
08_chapter 4.pdf502.44 kBAdobe PDFView/Open
09_chapter 5.pdf786.96 kBAdobe PDFView/Open
10_chapter 6.pdf321.32 kBAdobe PDFView/Open
11_chapter 7.pdf41.9 kBAdobe PDFView/Open
12_annexures.pdf3.99 MBAdobe PDFView/Open
80_recommendation.pdf135.91 kBAdobe PDFView/Open
Show full item record


Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).

Altmetric Badge: