Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/592974
Title: Design and FPGA Realization of Energy Efficient Modular Arithmetic Architectures
Researcher: Pakkiraiah, C
Guide(s): Satyanarayana, R V S
Keywords: Engineering
Engineering and Technology
Engineering Electrical and Electronic
University: Sri Venkateswara University
Completed Date: 2023
Abstract: newline
Pagination: 
URI: http://hdl.handle.net/10603/592974
Appears in Departments:Department of Electronics & Communication Engineering

Files in This Item:
File Description SizeFormat 
80_recommendation.pdfAttached File455.5 kBAdobe PDFView/Open
abstract.pdf122.96 kBAdobe PDFView/Open
bibliography.pdf4.06 MBAdobe PDFView/Open
chapter 1.pdf691.6 kBAdobe PDFView/Open
chapter 2.pdf430.87 kBAdobe PDFView/Open
chapter 3.pdf1.57 MBAdobe PDFView/Open
chapter 4.pdf1.04 MBAdobe PDFView/Open
chapter 5.pdf793.55 kBAdobe PDFView/Open
content.pdf140.09 kBAdobe PDFView/Open
prelims.pdf851.17 kBAdobe PDFView/Open
title.pdf145.72 kBAdobe PDFView/Open
Show full item record


Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).

Altmetric Badge: