Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/592102
Full metadata record
DC FieldValueLanguage
dc.coverage.spatialDesign and implementation of high speed energy efficient sum generator circuits for adders
dc.date.accessioned2024-09-27T08:50:28Z-
dc.date.available2024-09-27T08:50:28Z-
dc.identifier.urihttp://hdl.handle.net/10603/592102-
dc.format.extentxiii,182p.
dc.languageEnglish
dc.relationp.164-181
dc.rightsuniversity
dc.titleDesign and implementation of high speed energy efficient sum generator circuits for adders
dc.title.alternative
dc.creator.researcherNiyas ahamed, A
dc.subject.keywordEngineering
dc.subject.keywordEngineering and Technology
dc.subject.keywordEngineering Electrical and Electronic
dc.subject.keywordgenerator circuits
dc.subject.keywordgroundwater
dc.subject.keywordhigh speed energy
dc.description.note
dc.contributor.guideMadheswaran, M
dc.publisher.placeChennai
dc.publisher.universityAnna University
dc.publisher.institutionFaculty of Information and Communication Engineering
dc.date.registered
dc.date.completed2024
dc.date.awarded2024
dc.format.dimensions21cm
dc.format.accompanyingmaterialNone
dc.source.universityUniversity
dc.type.degreePh.D.
Appears in Departments:Faculty of Information and Communication Engineering

Files in This Item:
File Description SizeFormat 
01_title.pdfAttached File70.96 kBAdobe PDFView/Open
02_prelim_pages.pdf1.95 MBAdobe PDFView/Open
03_content.pdf373.87 kBAdobe PDFView/Open
04_abstract.pdf11.46 kBAdobe PDFView/Open
05_chapter1.pdf254.58 kBAdobe PDFView/Open
06_chapter2.pdf294.77 kBAdobe PDFView/Open
07_chapter3.pdf1.63 MBAdobe PDFView/Open
08_chapter4.pdf5.49 MBAdobe PDFView/Open
09_annexures.pdf144.14 kBAdobe PDFView/Open
80_recommendation.pdf122.33 kBAdobe PDFView/Open


Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).

Altmetric Badge: