Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/557818
Title: Designing and Simulation of Low Power PVT Variations Aware FinFET Circuits
Researcher: Kajal
Guide(s): Sharma, Vijay Kumar
Keywords: Engineering
Engineering and Technology
Engineering Electrical and Electronic
University: Shri Mata Vaishno Devi University
Completed Date: 2024
Abstract: newline
Pagination: 
URI: http://hdl.handle.net/10603/557818
Appears in Departments:School of Electronics and Communication Engineering

Files in This Item:
File Description SizeFormat 
01_title.pdfAttached File384.6 kBAdobe PDFView/Open
02_prelim pages.pdf1.51 MBAdobe PDFView/Open
03_content.pdf297.26 kBAdobe PDFView/Open
04_abstract.pdf183.33 kBAdobe PDFView/Open
05_chapter 1.pdf794.51 kBAdobe PDFView/Open
06_chapter 2.pdf1.17 MBAdobe PDFView/Open
07_chapter 3.pdf1.36 MBAdobe PDFView/Open
08_chapter 4.pdf800.17 kBAdobe PDFView/Open
09_chapter 5.pdf1.36 MBAdobe PDFView/Open
10_chapter 6.pdf301.57 kBAdobe PDFView/Open
11_annexures.pdf13.45 MBAdobe PDFView/Open
80_recommendation.pdf685.9 kBAdobe PDFView/Open
Show full item record


Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).

Altmetric Badge: