Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/556804
Title: Logic synthesis and verification of advance digital circuits in next generation cyber physical systems
Researcher: Kumar, Jitendra
Guide(s): Srivastava, Asutosh
Keywords: Computer Science Cybernetics
Generation cyber physical systems
Verification of advance digital circuits
University: Jawaharlal Nehru University
Completed Date: 2022
Abstract: newline
Pagination: ix, 209
URI: http://hdl.handle.net/10603/556804
Appears in Departments:School of Computer and System Science

Files in This Item:
File Description SizeFormat 
01_title page.pdfAttached File364.51 kBAdobe PDFView/Open
02_preliminary pages.pdf1.02 MBAdobe PDFView/Open
03_contents.pdf329.84 kBAdobe PDFView/Open
04_abstract.pdf462.03 kBAdobe PDFView/Open
05_chapter1.pdf1.56 MBAdobe PDFView/Open
06_chapter2.pdf4.6 MBAdobe PDFView/Open
07_chapter3.pdf2.75 MBAdobe PDFView/Open
08_chapter4.pdf4.43 MBAdobe PDFView/Open
09_chapter5.pdf2.51 MBAdobe PDFView/Open
10_references.pdf1.38 MBAdobe PDFView/Open
80_recommendation.pdf776.54 kBAdobe PDFView/Open
Show full item record


Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).

Altmetric Badge: