Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/546302
Title: Certain investigations on low power circuits and performance improvement using modified efficient charge recovery logic
Researcher: Dhilipkumar, P
Guide(s): Mohanbabu, G
Keywords: Computer Science
Computer Science Information Systems
Engineering and Technology
University: Anna University
Completed Date: 2023
Abstract: Power consumption is a critical consideration in the design of newlineVery Large-Scale Integration (VLSI) technology. The growing demand for newlinebattery-powered portable devices and Internet of Things devices has highlighted newlinethe need for low power circuits. Energy efficiency is particularly crucial in newlineportable devices that require continuous operation. Furthermore, cooling newlineequipment is expensive and can be a significant constraint in terms of power newlineconsumption. As a result, there is a need to develop new low power techniques newlinefor designing logic circuits that can operate efficiently under these constraints. newlineSuch techniques can help to ensure extended battery life and optimal newlineperformance in portable and Internet of Things devices. newlineAdiabatic logic is well known energy recovery logic among newlinethe different logic styles where it reuses the energy for low power dissipation. newlineThe energy is sent back to the power supply to reduce a power dissipation. newlineThis word Adiabatic Logic is used to define the switching circuits that can be newlineworking without losses, and the word Semi Adiabatic circuits is used to denote newlinethe switching circuits that works with a power lower than that of traditional newlineComplementary Metal Oxide Semiconductor (CMOS). In both approaches, the newlineword is used to mention that these circuits are capable of working with newlinesignificantly loser power dissipation than CMOS circuits. In this work, a new newlinedesign of adiabatic circuit, called Modified Efficient Charge Recovery Logic newline(MECRL) is proposed. To achieve minimum energy consumption, this work newlineproposes a technique in which P-MOS is added whose gate is controlled by the newlinepower clocks. By using this technique non adiabatic loss is eliminated. newline
Pagination: xv,120p.
URI: http://hdl.handle.net/10603/546302
Appears in Departments:Faculty of Information and Communication Engineering

Files in This Item:
File Description SizeFormat 
01_title.pdfAttached File86.56 kBAdobe PDFView/Open
02_prelimpages.pdf1.2 MBAdobe PDFView/Open
03_content.pdf98.48 kBAdobe PDFView/Open
04_abstract.pdf95.76 kBAdobe PDFView/Open
05_chapter1.pdf311.08 kBAdobe PDFView/Open
06_chapter2.pdf159.23 kBAdobe PDFView/Open
07_chapter3.pdf1.05 MBAdobe PDFView/Open
08_chapter4.pdf557.06 kBAdobe PDFView/Open
09_chapter5.pdf359.93 kBAdobe PDFView/Open
10_annexures.pdf124.15 kBAdobe PDFView/Open
80_recommendation.pdf95.84 kBAdobe PDFView/Open
Show full item record


Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).

Altmetric Badge: