Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/544092
Title: Efficient hardware realizations of empirical mode decomposition and some other related algorithms for signal processing in real time
Researcher: Das, Kaushik
Guide(s): Pradhan, Sambhu Nath
Keywords: Engineering and Technology
Engineering
Engineering Electrical and Electronic
University: National Institute of Technology Agartala
Completed Date: 2023
Abstract: newlineThe thesis deals with the design and development of efficient hardware architectures for the real time computation of a few signal processing algorithms. Mainly this thesis focuses on the low cost and high speed hardware architecture design for the empirical mode decomposition (EMD), ensemble empirical mode decomposition (EEMD), And fast Fourier transform (FFT) algorithm. newline newline
URI: http://hdl.handle.net/10603/544092
Appears in Departments:Department of Electronics and Communication Engineering

Files in This Item:
File Description SizeFormat 
01_title.pdf168.65 kBAdobe PDFView/Open
02_prelim pages.pdfAttached File4.76 MBAdobe PDFView/Open
03_content.pdf1.08 MBAdobe PDFView/Open
04_abstract.pdf2.41 MBAdobe PDFView/Open
05_chapter 1.pdf14.02 MBAdobe PDFView/Open
06_chapter 2.pdf10.5 MBAdobe PDFView/Open
07_chapter 3.pdf16.69 MBAdobe PDFView/Open
08_chapter 4.pdf14.61 MBAdobe PDFView/Open
09_chapter 5.pdf11.79 MBAdobe PDFView/Open    Request a copy
10_chapter 6.pdf1.18 MBAdobe PDFView/Open
11_annexures.pdf982.27 kBAdobe PDFView/Open
80_recommendation.pdf1.35 MBAdobe PDFView/Open
Show full item record


Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).

Altmetric Badge: