Please use this identifier to cite or link to this item:
http://hdl.handle.net/10603/5393
Title: | Design and analysis of low power phase locked loop with multiple output using VLSI technology |
Researcher: | Belorkar, Ujwala A |
Guide(s): | Ladhake, Siddharth A |
Keywords: | VLSI technology Computer Science |
Upload Date: | 5-Dec-2012 |
University: | Sant Gadge Baba Amravati University |
Completed Date: | 2010 |
Abstract: | None |
Pagination: | 153p. |
URI: | http://hdl.handle.net/10603/5393 |
Appears in Departments: | Department of Engineering and Technology |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
01_title.pdf | Attached File | 34.65 kB | Adobe PDF | View/Open |
02_certificate.pdf | 34.62 kB | Adobe PDF | View/Open | |
03_declaration.pdf | 53.06 kB | Adobe PDF | View/Open | |
04_acknowledgement.pdf | 46.82 kB | Adobe PDF | View/Open | |
05_contents.pdf | 6.34 kB | Adobe PDF | View/Open | |
06_list of abrivations.pdf | 24.06 kB | Adobe PDF | View/Open | |
07_chapter1.pdf | 120.17 kB | Adobe PDF | View/Open | |
08_chapter2.pdf | 60.36 kB | Adobe PDF | View/Open | |
09_chapter3.pdf | 162.75 kB | Adobe PDF | View/Open | |
10_chapter4.pdf | 2.68 MB | Adobe PDF | View/Open | |
11_chapter5.pdf | 294 kB | Adobe PDF | View/Open | |
12_chapter6.pdf | 311 kB | Adobe PDF | View/Open | |
13_chapter7.pdf | 322.24 kB | Adobe PDF | View/Open | |
14_chapter8.pdf | 573.68 kB | Adobe PDF | View/Open | |
15_chapter9.pdf | 301.56 kB | Adobe PDF | View/Open | |
16_chapter10.pdf | 245.64 kB | Adobe PDF | View/Open | |
17_chapter11.pdf | 446.5 kB | Adobe PDF | View/Open | |
18_conclusion.pdf | 20.82 kB | Adobe PDF | View/Open | |
19_refferences.pdf | 49.86 kB | Adobe PDF | View/Open | |
20_patent.pdf | 3.77 kB | Adobe PDF | View/Open | |
21_annexure.pdf | 1.16 MB | Adobe PDF | View/Open |
Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).
Altmetric Badge: