Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/538926
Title: VLSI Design of Low Power and High Speed Arithmetic Circuit with Built In Memory System
Researcher: Nirmalraj T
Guide(s): Rakesh Kumar Karn
Keywords: Engineering
Engineering and Technology
Engineering Electrical and Electronic
VLS subsystems
University: SASTRA University
Completed Date: 2023
Abstract: Abstract Included newline
Pagination: xiv, 103p
URI: http://hdl.handle.net/10603/538926
Appears in Departments:School of Electrical and Electronics Engineering

Files in This Item:
File Description SizeFormat 
01_ title.pdfAttached File4.72 kBAdobe PDFView/Open
02_ prelim.pdf126.18 kBAdobe PDFView/Open
03_table of contents.pdf132.68 kBAdobe PDFView/Open
04_ abstract.pdf74.4 kBAdobe PDFView/Open
05_ chapter_01.pdf263.41 kBAdobe PDFView/Open
06_ chapter _02.pdf228.56 kBAdobe PDFView/Open
07_chapter_03.pdf549 kBAdobe PDFView/Open
08_ chapter_04.pdf315.97 kBAdobe PDFView/Open
09_ chapter_05.pdf213.06 kBAdobe PDFView/Open
10_ chapter_06.pdf467.68 kBAdobe PDFView/Open
11_ chapter_07.pdf489.16 kBAdobe PDFView/Open
12_ annexure.pdf144.16 kBAdobe PDFView/Open
80_recommendation.pdf85.72 kBAdobe PDFView/Open
Show full item record


Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).

Altmetric Badge: