Please use this identifier to cite or link to this item:
http://hdl.handle.net/10603/479395
Title: | Design and application of FPGA hardware architecture for parallel data processing |
Researcher: | Dagar, Sudhir |
Guide(s): | Nijhawan, Geeta |
Keywords: | Engineering Engineering and Technology Engineering Electrical and Electronic |
University: | Manav Rachna International Institute of Research and Studies |
Completed Date: | 2023 |
Pagination: | |
URI: | http://hdl.handle.net/10603/479395 |
Appears in Departments: | Department of Electronics and Communication Engineering |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
01_title.pdf | Attached File | 120.09 kB | Adobe PDF | View/Open |
02_prelim pages.pdf | 526.8 kB | Adobe PDF | View/Open | |
03_content.pdf | 112.91 kB | Adobe PDF | View/Open | |
04_abstract.pdf | 216.16 kB | Adobe PDF | View/Open | |
05_chapter 1.pdf | 611.65 kB | Adobe PDF | View/Open | |
06_chapter 2.pdf | 1.1 MB | Adobe PDF | View/Open | |
07_chapter 3.pdf | 680.78 kB | Adobe PDF | View/Open | |
08_chapter 4.pdf | 385.7 kB | Adobe PDF | View/Open | |
09_chapter 5.pdf | 731.32 kB | Adobe PDF | View/Open | |
10_annexures.pdf | 5.69 MB | Adobe PDF | View/Open | |
80_recommendation.pdf | 249.16 kB | Adobe PDF | View/Open |
Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).
Altmetric Badge: