Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/479395
Title: Design and application of FPGA hardware architecture for parallel data processing
Researcher: Dagar, Sudhir
Guide(s): Nijhawan, Geeta
Keywords: Engineering
Engineering and Technology
Engineering Electrical and Electronic
University: Manav Rachna International Institute of Research and Studies
Completed Date: 2023
Pagination: 
URI: http://hdl.handle.net/10603/479395
Appears in Departments:Department of Electronics and Communication Engineering

Files in This Item:
File Description SizeFormat 
01_title.pdfAttached File120.09 kBAdobe PDFView/Open
02_prelim pages.pdf526.8 kBAdobe PDFView/Open
03_content.pdf112.91 kBAdobe PDFView/Open
04_abstract.pdf216.16 kBAdobe PDFView/Open
05_chapter 1.pdf611.65 kBAdobe PDFView/Open
06_chapter 2.pdf1.1 MBAdobe PDFView/Open
07_chapter 3.pdf680.78 kBAdobe PDFView/Open
08_chapter 4.pdf385.7 kBAdobe PDFView/Open
09_chapter 5.pdf731.32 kBAdobe PDFView/Open
10_annexures.pdf5.69 MBAdobe PDFView/Open
80_recommendation.pdf249.16 kBAdobe PDFView/Open
Show full item record


Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).

Altmetric Badge: