Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/457136
Full metadata record
DC FieldValueLanguage
dc.coverage.spatialDesign and implementation of 16 bit counter with various logic using process variation technology
dc.date.accessioned2023-02-07T11:43:51Z-
dc.date.available2023-02-07T11:43:51Z-
dc.identifier.urihttp://hdl.handle.net/10603/457136-
dc.description.abstractThe utilization of usual supply voltage and clock for repetitive state newlinetransistors in digital circuits is a fundamental driver for high power utilization. newlineThe proposed two approaches are Control Logic (CL) with Integrated newlineClock Gating (ICG) and Programmable Combinational Logic (PCL) and newlineGate Logic (GL) with ICG to achieve the low power and low dynamic newlineleakage in 16-bit Counter. These approaches operate in different Logic to newlineGenerate/stop the clock for low-power digital circuits. The First approach newlineof control Logic with ICG stops the clock only for single Most Significant newlineFlip Flop Transistor. This approach consumes 1.6 mW and 15% more newlinepower savings than Existing. But the second approach only consumes newline0.0261 mW power, which is 98% more power savings than a first newlineproposed approach of CL with ICG and conventional counters. These newlinedramatic boom power savings by stopping the clock for all redundant newlinetransition in Most Significant Flip Flop Transistors using PCL and GL with newlineICG. Analyse the second approach without ICG for 16-bit counter will newlineconsume 0.0334 mW, which consumes 21.96% high power than the newlinepresence of ICG in counter circuits. Moreover, the same proposed newlinetechnique of the second approach applies for ISCAS 89 S444 circuits, newlinewhich saves gt90% power improvement than the conventional method and newlineordinary 16-bit counter-power analysis by the same technology, which newlineconsumes 42.42% high power than pro- posed low-power counter. The newlineLow Power 16-bit counter design implementation using 16 nm Cadence newlineGenus technology, which attains the dynamic leakage with ICG is newline0.170nW and without ICG is 0.177nW with an operating voltage of 0.8 V. newline
dc.format.extentxiii,108p.
dc.languageEnglish
dc.relationP. 101-107
dc.rightsuniversity
dc.titleDesign and implementation of 16 bit counter with various logic using process variation technology
dc.title.alternative
dc.creator.researcherMohamed Sulaiman S
dc.subject.keywordControl logic
dc.subject.keywordGate logic
dc.subject.keywordProgrammble Cpmbinational logic
dc.description.note
dc.contributor.guideJaison B
dc.publisher.placeChennai
dc.publisher.universityAnna University
dc.publisher.institutionFaculty of Information and Communication Engineering
dc.date.registered
dc.date.completed2021
dc.date.awarded2021
dc.format.dimensions
dc.format.accompanyingmaterialNone
dc.source.universityUniversity
dc.type.degreePh.D.
Appears in Departments:Faculty of Information and Communication Engineering

Files in This Item:
File Description SizeFormat 
01_title.pdfAttached File28.23 kBAdobe PDFView/Open
02_prelim pages.pdf939.55 kBAdobe PDFView/Open
03_content.pdf4.85 kBAdobe PDFView/Open
04_abstract.pdf5.71 kBAdobe PDFView/Open
05_chapter 1.pdf63.3 kBAdobe PDFView/Open
06_chapter 2.pdf77 kBAdobe PDFView/Open
07_chapter 3.pdf340.33 kBAdobe PDFView/Open
08_chapter 4.pdf284.36 kBAdobe PDFView/Open
09_annextures.pdf73.05 kBAdobe PDFView/Open
80_recommendation.pdf77.37 kBAdobe PDFView/Open


Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).

Altmetric Badge: