1. Shodhganga@INFLIBNET
  2. Indian Institute of Technology Hyderabad
  3. Department of Electrical Engineering
Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/456138
Full metadata record
DC FieldValueLanguage
dc.coverage.spatialElectrical Engineering
dc.date.accessioned2023-02-06T05:10:00Z-
dc.date.available2023-02-06T05:10:00Z-
dc.identifier.urihttp://hdl.handle.net/10603/456138-
dc.description.abstractAvailable newline newline
dc.format.extentNA
dc.languageEnglish
dc.relationNA
dc.rightsuniversity
dc.titleArithmetic computing architecture design using interlayer exchange coupled iec nanomagnetic logic
dc.title.alternativeNa
dc.creator.researcherMattela, Venkat
dc.subject.keywordEngineering
dc.subject.keywordEngineering and Technology
dc.subject.keywordEngineering Electrical and Electronic
dc.description.noteNA
dc.contributor.guideAcharyya, Amit
dc.publisher.placeKandi
dc.publisher.universityIndian Institute of Technology Hyderabad
dc.publisher.institutionDepartment of Electrical Engineering
dc.date.registered2017
dc.date.completed2022
dc.date.awarded2022
dc.format.dimensionsNA
dc.format.accompanyingmaterialNone
dc.source.universityUniversity
dc.type.degreePh.D.
Appears in Departments:Department of Electrical Engineering

Files in This Item:
File Description SizeFormat 
01_title.pdfAttached File90.8 kBAdobe PDFView/Open
80_recommendation.pdf353.26 kBAdobe PDFView/Open
Show simple item record


Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).

Altmetric Badge: