Please use this identifier to cite or link to this item:
http://hdl.handle.net/10603/454125
Title: | Design and development of Non modular multilevel inverter Topologies for device count waning |
Researcher: | Kannan, C |
Guide(s): | Nalinkant Mohanty |
Keywords: | Engineering and Technology Computer Science Telecommunications Multilevel inverter Reduced switch Flexible Rung Ladder |
University: | Anna University |
Completed Date: | 2021 |
Abstract: | Recent developments in the field of power electronics supported by newlinethe structural inovations in power conversion circuits and their operational newlineflexibility motivate to develop various multilevel inverter (MLI) topologies newlinecompatible for various applications like renewable energy systems, electric newlinedrives and other low/medium power applications. Inherently the MLI can newlinesynthesize a high quality ac output voltage of required frequency from multiple newlineseparate/isolated dc sources (SDCs) with merits such as lower dv/dt and device newlinestresses, a diminsihed output voltage distortion, minimal switching losses, and newlinehaving ability to operate at higher voltages. newlineThe main objective of this thesis is to propose three different novel newlineMLI structures to mitigate the issues like the objectionable component count, newlinehigher number of active devices in the conduction path and more conduction newlinelosses. First, a flexible rung ladder structured MLI (FRLSMLI) structure is newlineproposed with the dual mode capability (both symmetrical and asymmetrical newlinemodes), which paves the solution to the above mentioned problems. A tapped newlinesource stack succored modified HX bridge MLI (TSSSMHXBMLI) to trim the newlinetotal count of power components is proposed secondly. Finally, a matrix newlinestructure, involving switches in columns and SDCs in the row links, to wane newlinethe total component count is developed, by introducing the cross switching in newlinethe structure to curtail the number of switching devices in the current newlineconduction path in all output voltage levels. newline |
Pagination: | xvii,114p. |
URI: | http://hdl.handle.net/10603/454125 |
Appears in Departments: | Faculty of Information and Communication Engineering |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
01_title.pdf | Attached File | 352.67 kB | Adobe PDF | View/Open |
02_prelim pages.pdf | 1.22 MB | Adobe PDF | View/Open | |
03_content.pdf | 84.95 kB | Adobe PDF | View/Open | |
04_abstract.pdf | 37.4 kB | Adobe PDF | View/Open | |
05_chapter 1.pdf | 145.4 kB | Adobe PDF | View/Open | |
06_chapter 2.pdf | 273.34 kB | Adobe PDF | View/Open | |
07_chapter 3.pdf | 1.7 MB | Adobe PDF | View/Open | |
08_chapter 4.pdf | 949.82 kB | Adobe PDF | View/Open | |
09_chapter 5.pdf | 1.06 MB | Adobe PDF | View/Open | |
10_annexures.pdf | 141.26 kB | Adobe PDF | View/Open | |
80_recommendation.pdf | 126.23 kB | Adobe PDF | View/Open |
Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).
Altmetric Badge: