1. Shodhganga@INFLIBNET
  2. Indian Institute of Technology IIT (BHU), Varanasi
  3. Electronics Engineering
Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/452527
Full metadata record
DC FieldValueLanguage
dc.coverage.spatial
dc.date.accessioned2023-01-24T07:18:12Z-
dc.date.available2023-01-24T07:18:12Z-
dc.identifier.urihttp://hdl.handle.net/10603/452527-
dc.description.abstractAn abstract is available in the attachment newline
dc.format.extent
dc.languageEnglish
dc.relation
dc.rightsuniversity
dc.titleAnalytical Modeling and Simulation of Double Gate Junctionless Field Effect Transistors DG JLFETs
dc.title.alternative
dc.creator.researcherSingh, Balraj
dc.subject.keywordEngineering
dc.subject.keywordEngineering and Technology
dc.subject.keywordEngineering Electrical and Electronic
dc.description.note
dc.contributor.guideJit, S.
dc.publisher.placeVaranasi
dc.publisher.universityIndian Institute of Technology IIT (BHU), Varanasi
dc.publisher.institutionElectronics Engineering
dc.date.registered2013
dc.date.completed2017
dc.date.awarded2017
dc.format.dimensions
dc.format.accompanyingmaterialDVD
dc.source.universityUniversity
dc.type.degreePh.D.
Appears in Departments:Electronics Engineering

Files in This Item:
File Description SizeFormat 
01_title page.pdfAttached File120.65 kBAdobe PDFView/Open
02_prelim pages.pdf1.03 MBAdobe PDFView/Open
03_content page.pdf591.34 kBAdobe PDFView/Open
04_abstract.pdf98.64 kBAdobe PDFView/Open
05_chapter-1.pdf1.11 MBAdobe PDFView/Open
06_chapter-2.pdf959.96 kBAdobe PDFView/Open
07_chapter-3.pdf473.02 kBAdobe PDFView/Open
08_chapter-4.pdf646.76 kBAdobe PDFView/Open
09_chapter-5.pdf599.67 kBAdobe PDFView/Open
10_chapter-6.pdf383.46 kBAdobe PDFView/Open
11_annexures.pdf543.18 kBAdobe PDFView/Open
80_recommendation.pdf500.48 kBAdobe PDFView/Open
Show simple item record


Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).

Altmetric Badge: