Shodhganga : a reservoir of Indian theses @ INFLIBNET
The Shodhganga@INFLIBNET Centre provides a platform for research students to deposit their Ph.D. theses and make it available to the entire scholarly community in open access.
Please use this identifier to cite or link to this item:
http://hdl.handle.net/10603/451526
| Title: | Hardware Efficient VLSI Architectures and Algorithms for the HEVC Standard |
| Researcher: | Singhadia, Ashish |
| Guide(s): | Chakrabarti, Indrajit |
| Keywords: | Engineering Engineering and Technology Engineering Electrical and Electronic |
| University: | Indian Institute of Technology Kharagpur |
| Completed Date: | 2022 |
| Abstract: | newline |
| Pagination: | |
| URI: | http://hdl.handle.net/10603/451526 |
| Appears in Departments: | Electronics and Electrical Communication Engg |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| 01_title.pdf | Attached File | 301.32 kB | Adobe PDF | View/Open |
| 04_abstract.pdf | 66.78 kB | Adobe PDF | View/Open | |
| 80_recommendation.pdf | 1.78 MB | Adobe PDF | View/Open |
Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).
Altmetric Badge: