Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/445682
Title: High Performance VLSI Architectures for Successive Cancellation Decoding of Polar Codes
Researcher: J., Sujanth Roy
Guide(s): G., Lakshminarayanan
Keywords: Engineering
Engineering and Technology
Engineering Electrical and Electronic
University: National Institute of Technology Tiruchirappalli
Completed Date: 2022
Abstract: newline
Pagination: xiii, 67 pages
URI: http://hdl.handle.net/10603/445682
Appears in Departments:Department of Electronics and Communication Engineering

Files in This Item:
File Description SizeFormat 
01_title.pdfAttached File186.45 kBAdobe PDFView/Open
02_prelim.pdf421.32 kBAdobe PDFView/Open
03_content.pdf333.52 kBAdobe PDFView/Open
04_abstract.pdf234.16 kBAdobe PDFView/Open
05_chapter 1.pdf375.58 kBAdobe PDFView/Open
06_chapter 2.pdf791.78 kBAdobe PDFView/Open
07_chapter 3.pdf519.84 kBAdobe PDFView/Open
08_chapter 4.pdf690.06 kBAdobe PDFView/Open
09_chapter 5.pdf849.58 kBAdobe PDFView/Open
10_chapter 6.pdf237.1 kBAdobe PDFView/Open
11_annexures.pdf316.59 kBAdobe PDFView/Open
80_recommendation.pdf274.05 kBAdobe PDFView/Open
Show full item record


Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).

Altmetric Badge: