Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/445069
Full metadata record
DC FieldValueLanguage
dc.coverage.spatial
dc.date.accessioned2023-01-13T07:13:06Z-
dc.date.available2023-01-13T07:13:06Z-
dc.identifier.urihttp://hdl.handle.net/10603/445069-
dc.description.abstractnewline
dc.format.extent
dc.languageEnglish
dc.relation
dc.rightsuniversity
dc.titleModeling Estimation And Reduction of Total Leakage In Scaled CMOS Logic Circuits
dc.title.alternative
dc.creator.researcherSachdeva, Nitin
dc.subject.keywordEngineering
dc.subject.keywordEngineering and Technology
dc.subject.keywordEngineering Electrical and Electronic
dc.description.note
dc.contributor.guideVashishath, Munish and Bansal, PK
dc.publisher.placeFaridabad
dc.publisher.universityJ.C. Bose University of Science and Technology, YMCA
dc.publisher.institutionDepartment of Electronics Engineering
dc.date.registered2012
dc.date.completed2021
dc.date.awarded2021
dc.format.dimensions
dc.format.accompanyingmaterialNone
dc.source.universityUniversity
dc.type.degreePh.D.
Appears in Departments:Department of Electronics Engineering

Files in This Item:
File Description SizeFormat 
01_title.pdfAttached File23.1 kBAdobe PDFView/Open
02_prelim pages.pdf513.42 kBAdobe PDFView/Open
03_content.pdf112.73 kBAdobe PDFView/Open
04_abstract.pdf99.45 kBAdobe PDFView/Open
05_chapter 1.pdf515.27 kBAdobe PDFView/Open
06_chapter 2.pdf191.57 kBAdobe PDFView/Open
07_chapter 3.pdf518.44 kBAdobe PDFView/Open
08_chapter 4.pdf2.57 MBAdobe PDFView/Open
09_chapter 5.pdf531.85 kBAdobe PDFView/Open
10_chapter 6.pdf633.8 kBAdobe PDFView/Open
11_chapter 7.pdf51.6 kBAdobe PDFView/Open
12_annexures.pdf286.86 kBAdobe PDFView/Open
80_recommendation.pdf73.7 kBAdobe PDFView/Open


Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).

Altmetric Badge: