Please use this identifier to cite or link to this item:
http://hdl.handle.net/10603/421166
Title: | Linovo longevity enhancement of non volatile caches by placement write restriction and victim caching in chip multi processors |
Researcher: | Agarwal, Sukarn |
Guide(s): | Kapoor, Hemangee Kalpesh |
Keywords: | Computer Science Computer Science Artificial Intelligence Engineering and Technology |
University: | Indian Institute of Technology Guwahati |
Completed Date: | 2020 |
Abstract: | The ever increasing demand for higher processing speed with hiked data parallelism force the computer architects to increase the number of processing cores on a single chip called Chip Multi processors CMPs Towards meeting the performance goals these CMPs are equipped with larger on chip Last Level Caches LLCs to enhance the probability of the presence of data on chip during process execution The existing literature portrays that conventional LLCs built in charge based memory technologies... |
Pagination: | Not Available |
URI: | http://hdl.handle.net/10603/421166 |
Appears in Departments: | Department of Computer Science and Engineering |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
01_fulltext.pdf | Attached File | 6.68 MB | Adobe PDF | View/Open |
04_abstract.pdf | 176.75 kB | Adobe PDF | View/Open | |
80_recommendation.pdf | 214.81 kB | Adobe PDF | View/Open |
Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).
Altmetric Badge: