Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/420799
Title: Power and Temperature Aware Circuit Testing
Researcher: Sarkar, Trupa
Guide(s): Pradhan, Sambhu Nath
Keywords: Engineering and Technology
Engineering
Engineering Electrical and Electronic
University: National Institute of Technology Agartala
Completed Date: 2020
Abstract: The rapid increase in complexity of VLSI circuits along with their proliferation in new domains has posed new design and test challenges to the VLSI industry. Different metrics such as fault coverage, power and temperature have great impact during testing of a VLSI circuit. Obviously there exists some trade-offs among these metrics. During testing, care must be taken for higher fault coverage with low power consumption. These issues of digital, analog and mixed-signal circuits are considered in this thesis.
Pagination: xviii, 117p.
URI: http://hdl.handle.net/10603/420799
Appears in Departments:Department of Electronics and Communication Engineering

Files in This Item:
File Description SizeFormat 
01_title.pdfAttached File27.63 kBAdobe PDFView/Open
02_prelim pages.pdf97.04 kBAdobe PDFView/Open
03_content.pdf17.79 kBAdobe PDFView/Open
04_abstract.pdf20.93 kBAdobe PDFView/Open
05_chapter 1.pdf200.78 kBAdobe PDFView/Open
06_chapter 2.pdf98.11 kBAdobe PDFView/Open
07_chapter 3.pdf119.57 kBAdobe PDFView/Open
08_chapter 4.pdf354.25 kBAdobe PDFView/Open
09_chapter 5.pdf311.43 kBAdobe PDFView/Open
10_chapter 6.pdf275.98 kBAdobe PDFView/Open
11_chapter 7.pdf35.88 kBAdobe PDFView/Open
12_annexures.pdf85.13 kBAdobe PDFView/Open
80_recommendation.pdf63.49 kBAdobe PDFView/Open
Show full item record


Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).

Altmetric Badge: