Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/420630
Title: Design and implementation of core micro architecture based on risc v isa
Researcher: Bora, Satyajit
Guide(s): Paily, Roy P
Keywords: Engineering
Engineering and Technology
Engineering Electrical and Electronic
University: Indian Institute of Technology Guwahati
Completed Date: 2022
Abstract: The demand for low power and low cost CPUs is increasing due to cloud computing and IoT endpoint applications In this work three 32 bit core micro architectures are proposed to meet the requirements of modern world devices The cores are targeted to three different applications low power data centric IoT devices and high security The cores are based on RISC V ISA with the support of some new custom instructions those help in enhancing the core performance The low power core is a four stage...
Pagination: Not Available
URI: http://hdl.handle.net/10603/420630
Appears in Departments:DEPARTMENT OF ELECTRONICS AND ELECTRICAL ENGINEERING

Files in This Item:
File Description SizeFormat 
01_fulltext.pdfAttached File7.24 MBAdobe PDFView/Open
04_abstract.pdf110.5 kBAdobe PDFView/Open
80_recommendation.pdf692.33 kBAdobe PDFView/Open
Show full item record


Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).

Altmetric Badge: