Performance enhancement techniques for low voltage bulk driven circuits

Abstract

In advanced CMOS process the device performance characteristics gets affected by changes in the number of fingers due to shallow trench isolation effect which in turn changes the circuit performance A systematic design procedure based on gm ID gmb ID and normalized current ID W characteristics is presented This methodology is used to evaluate the device geometry by considering the number of fingers which meets the desired specifications A PVT intensive bulk driven OTA with improved gain