Please use this identifier to cite or link to this item:
http://hdl.handle.net/10603/377282
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.coverage.spatial | ||
dc.date.accessioned | 2022-04-29T06:54:38Z | - |
dc.date.available | 2022-04-29T06:54:38Z | - |
dc.identifier.uri | http://hdl.handle.net/10603/377282 | - |
dc.description.abstract | The present era is of cloud computing, internet of things (IoT) and social media with smart newlinehandheld devices which are always in ON state. Such electronic devices need high data newlinetransmission rate and are driven by long battery life. In modern day, low power electronics newlinelargely depends on the MOS transistors which are fundamental building blocks of CMOS newlineintegrated circuits. The performance of MOSFET critically affects the performance of an IC. newlineWith the unabated scaling of the MOSFETs, the fabrication process technologies and basic newlinestructure of MOSFET are altering rapidly to make pace with the current need of IC newlinemanufacturing. The requirement of device structure which may render high performance with newlinelow power dissipation makes the Junctionless (JL) transistors an excellent choice. The JL newlinetransistors are believed to be potential candidates to carry on device scaling below 10 nm. newlineFurther, the blend of JLFET with SOI technology offer better immunity to low dimensional newlineeffects, low leakage with effective capacitance and better reliability. The study of subthreshold newlinecharacteristics in terms of threshold voltage, subthreshold current, subthreshold swing and drain newlineinduced barrier lowering are an important aspect of any CMOS device to determine the effects of newlineshortening of gate-length on the switching characteristics of the device. | |
dc.format.extent | 2059 kb | |
dc.language | English | |
dc.relation | ||
dc.rights | university | |
dc.title | Modeling and Simulation of Subthreshold Characteristics of Back Gated Soi Junctionless Field Effect Transistor JLFET | |
dc.title.alternative | Modeling and Simulation of Subthreshold Characteristics of back Gated SIO Junctionless Field Effect Transistor JLFET | |
dc.creator.researcher | Vijay Kumar Dixit | |
dc.subject.keyword | Engineering | |
dc.subject.keyword | Engineering and Technology | |
dc.subject.keyword | Engineering Electrical and Electronic | |
dc.description.note | ||
dc.contributor.guide | Rajeev Gupta | |
dc.publisher.place | Kota | |
dc.publisher.university | Rajasthan Technical University, Kota | |
dc.publisher.institution | Electronics Engineering | |
dc.date.registered | 2012 | |
dc.date.completed | 2021 | |
dc.date.awarded | 2021 | |
dc.format.dimensions | ||
dc.format.accompanyingmaterial | DVD | |
dc.source.university | University | |
dc.type.degree | Ph.D. | |
Appears in Departments: | Electronics Engineering |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
80_recommendation.pdf | Attached File | 368.96 kB | Adobe PDF | View/Open |
certificate..pdf | 368.96 kB | Adobe PDF | View/Open | |
chapter 11.pdf | 167.78 kB | Adobe PDF | View/Open | |
chapter 1.pdf | 425.15 kB | Adobe PDF | View/Open | |
chapter 2.pdf | 61.59 kB | Adobe PDF | View/Open | |
chapter 3.pdf | 230.34 kB | Adobe PDF | View/Open | |
chapter 4.pdf | 277.73 kB | Adobe PDF | View/Open | |
chapter 5.pdf | 450.44 kB | Adobe PDF | View/Open | |
chapter 6.pdf | 69.77 kB | Adobe PDF | View/Open | |
chapter 7.pdf | 99.86 kB | Adobe PDF | View/Open | |
preliminary page.pdf | 465.85 kB | Adobe PDF | View/Open | |
title.pdf | 36.9 kB | Adobe PDF | View/Open |
Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).
Altmetric Badge: