Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/3757
Full metadata record
DC FieldValueLanguage
dc.coverage.spatialComputer Scienceen_US
dc.date.accessioned2012-04-25T06:53:13Z-
dc.date.available2012-04-25T06:53:13Z-
dc.date.issued2012-04-25-
dc.identifier.urihttp://hdl.handle.net/10603/3757-
dc.description.abstractWireless communication has become an integral part of modern society with an ultimate aim of global roaming. The developments in satellite transmission, radio and television broadcasting, and the new generation mobile systems have revolutionized global communication. The recent trend in wireless communication is to implement a single transceiver hardware platform that can support mUltiple communication standards. The progress in CMOS technology opens opportunities to implement flexible platforms at low cost and low power. In this research, analysis has been done on architectures and design techniques that enhances integration and programmability of RF transceivers for wireless communication; and compact, inexpensive, low power communication devices that are robust, testable and capable of handling multiple standards have been developed. The thesis focuses on the development of reconfigurable architectures and high performance building blocks suitable for wireless communication. For efficient multi-mode operation, advanced analog-to-digital converter (ADC) solutions are required with flexibility to adapt to the bandwidth and speed of the high data rate standards. Sigma-delta ADC is the most promising solution to achieve high resolution over a wide variety of bandwidth requirements. The most complex part of a sigma-delta ADC is the digital= decimation filter. So, efficient, high speed and reconfigurable implementation of decimation filter is a key to achieve high performance. The main objectives of the research are to: • Reduce the complexity of decimation filter design by developing a toolbox • Design Residue Number System (RNS) based dual-mode decimation filters for high speed, small die area and low power operation • Reduce the complexity of RNS conversion circuitry • Improve the performance of the communication system through an efficient concatenated coding scheme • Realize easily testable circuits using Reed-Muller (RM) logic The major achievements in this research are the following: • A decimation tilter design toolbox is developed In MALAB® Graphical User Interface Development Environment (GUIDE) which enables the user to perform quick tilter design and analysis for six popular wireless standards. • A reconfigurable RNS based decimation tilter is designed and implemented for WCDMA/WiMAX and WCDMNWLAN dual-mode operation. The performance analysis shows that it has high speed, less area and low power dissipation compared to the implementation in traditional binary number system.en_US
dc.format.extentxiii, 202p.en_US
dc.languageEnglishen_US
dc.relationNo. of references 113en_US
dc.rightsuniversityen_US
dc.titleEfficient transmitter/receiver architectures for high performance wireless applicationsen_US
dc.creator.researcherShahana, T Ken_US
dc.subject.keywordWireless communicationen_US
dc.subject.keywordTransmitter/receiver architecturesen_US
dc.subject.keywordCMOS technologyen_US
dc.subject.keywordSatelliteen_US
dc.description.noteReferences p. 181-193, List of publications p. 195-197, Index p. 198-202en_US
dc.contributor.guideJacob, K Pouloseen_US
dc.contributor.guideSasi, Sreelaen_US
dc.publisher.placeCochinen_US
dc.publisher.universityCochin University of Science and Technologyen_US
dc.publisher.institutionDepartment of Computer Scienceen_US
dc.date.registeredn.d.en_US
dc.date.completed31/10/2008en_US
dc.date.awarded2008en_US
dc.format.accompanyingmaterialNoneen_US
dc.type.degreePh.D.en_US
dc.source.inflibnetINFLIBNETen_US
Appears in Departments:Department of Computer Science

Files in This Item:
File Description SizeFormat 
01_title.pdfAttached File24.33 kBAdobe PDFView/Open
02_certificates.pdf30.8 kBAdobe PDFView/Open
03_declaration.pdf19.03 kBAdobe PDFView/Open
04_acknowledgement.pdf25.63 kBAdobe PDFView/Open
05_abstract.pdf53.2 kBAdobe PDFView/Open
06_contents.pdf61.59 kBAdobe PDFView/Open
07_list of figures & tables.pdf92.97 kBAdobe PDFView/Open
08_list of abbreviations.pdf36.16 kBAdobe PDFView/Open
09_chapter 1.pdf377.16 kBAdobe PDFView/Open
10_chapter 2.pdf1.47 MBAdobe PDFView/Open
11_chapter 3.pdf564.23 kBAdobe PDFView/Open
12_chapter 4.pdf470.91 kBAdobe PDFView/Open
13_chapter 5.pdf340.92 kBAdobe PDFView/Open
14_chapter 6.pdf2.79 MBAdobe PDFView/Open
15_chapter 7.pdf88.72 kBAdobe PDFView/Open
16_references.pdf283.44 kBAdobe PDFView/Open
17_list of publications.pdf64.78 kBAdobe PDFView/Open
18_index.pdf70.75 kBAdobe PDFView/Open


Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).

Altmetric Badge: