1. Shodhganga@INFLIBNET
  2. University of Delhi
  3. Dept. of Electronics and Communication Engineering
Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/374200
Title: Analysis ans design of analog VLS circuits
Researcher: Rai, Shireesh Kumar
Guide(s): Gupta, Maneesha
Keywords: Engineering
Engineering and Technology
Engineering Mechanical
University: University of Delhi
Completed Date: 2016
Abstract: Available newline
Pagination: 161p.
URI: http://hdl.handle.net/10603/374200
Appears in Departments:Dept. of Electronics and Communication Engineering

Files in This Item:
File Description SizeFormat 
01_title.pdfAttached File332.78 kBAdobe PDFView/Open
02_certificate.pdf310.28 kBAdobe PDFView/Open
03_declaration.pdf34.81 kBAdobe PDFView/Open
04_acknowledgement.pdf36.83 kBAdobe PDFView/Open
05_abstract.pdf34.32 kBAdobe PDFView/Open
06_table of content.pdf41.2 kBAdobe PDFView/Open
07_list of tables.pdf33.62 kBAdobe PDFView/Open
08_list of figures.pdf44.34 kBAdobe PDFView/Open
09_abbreviation.pdf44.25 kBAdobe PDFView/Open
10_chapter 1.pdf87.64 kBAdobe PDFView/Open
11_chapter 2.pdf215.33 kBAdobe PDFView/Open
12_chapter 3.pdf408.9 kBAdobe PDFView/Open
13_chapter 4.pdf395.85 kBAdobe PDFView/Open
14_chapter 5.pdf231.94 kBAdobe PDFView/Open
15_chapter 6.pdf273.24 kBAdobe PDFView/Open
16_chapter 7.pdf285.18 kBAdobe PDFView/Open
17_references.pdf111.03 kBAdobe PDFView/Open
18_appendix.pdf82.64 kBAdobe PDFView/Open
80_recommendation.pdf376.07 kBAdobe PDFView/Open
Show full item record


Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).

Altmetric Badge: