Please use this identifier to cite or link to this item:
http://hdl.handle.net/10603/345643
Title: | Design of body channel communication for wireless applications |
Researcher: | Vijayalakshmi, S |
Guide(s): | Nagarajan, V |
Keywords: | Engineering and Technology Engineering Engineering Electrical and Electronic Body channel communication Data communication |
University: | Anna University |
Completed Date: | 2019 |
Abstract: | newline The present-day world is becoming near to totally automated one as we can observe many technological changes are happening every day. It is necessary to study and enlarge the wireless communication to meet the challenges of rowing application needs. With reference to other types of wireless data transmission, Body Channel Communication (BCC) is considered to be the best one due to its reliability, energy efficiency and stability. The human body skin is considered as the medium for transmission in BCC. The BCC is not affected by human body motion. Thereby the human body is used with the wideband BCC signals. The transceiver consists of a transmitter through which the encoded data is sent. The encoded data is further sent through the human body channel. The receiver receives the signal. The signal is amplified by an AFE-PCB. However, in the channel communication of the human body, some interference is occurred by the effects of body antenna. The main purpose of this research is to reduce Bit Error Rate (BER), which appears in the long-range wireless communications, wherein the human body is made as to the effective communication channel. The error-free communications and data handling applications are making use of the Error Correcting Codes (ECCs). The main aim of the research is to measure the BCC-Time domain characteristics which are used with different types of ECCs at different signal frequencies and at transmission distances. For the purpose of using different transceiver design architectures and ECC programs, the state of the art Field Programmable Gate array (FPGA) is used. The FPGA is used for the purpose of reducing power consumption, for increasing the data reliability, to increase the data speed rate and to reduce the chip size. newline newline |
Pagination: | xxiv,162 p. |
URI: | http://hdl.handle.net/10603/345643 |
Appears in Departments: | Faculty of Electrical Engineering |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
01_title.pdf | Attached File | 27.5 kB | Adobe PDF | View/Open |
02_certificates.pdf | 94.4 kB | Adobe PDF | View/Open | |
03_vivaproceedings.pdf | 234.11 kB | Adobe PDF | View/Open | |
04_bonafidecertificate.pdf | 140.71 kB | Adobe PDF | View/Open | |
05_abstracts.pdf | 132 kB | Adobe PDF | View/Open | |
06_acknowledgements.pdf | 18.36 kB | Adobe PDF | View/Open | |
07_contents.pdf | 19.23 kB | Adobe PDF | View/Open | |
08_listoftables.pdf | 11.59 kB | Adobe PDF | View/Open | |
09_listoffigures.pdf | 350.27 kB | Adobe PDF | View/Open | |
10_listofabbreviations.pdf | 24.24 kB | Adobe PDF | View/Open | |
11_chapter1.pdf | 555.92 kB | Adobe PDF | View/Open | |
12_chapter2.pdf | 169.53 kB | Adobe PDF | View/Open | |
13_chapter3.pdf | 826.59 kB | Adobe PDF | View/Open | |
14_chapter4.pdf | 987.72 kB | Adobe PDF | View/Open | |
15_chapter5.pdf | 1.15 MB | Adobe PDF | View/Open | |
16_chapter6.pdf | 879.47 kB | Adobe PDF | View/Open | |
17_chapter7.pdf | 1.09 MB | Adobe PDF | View/Open | |
18_conclusion.pdf | 137.72 kB | Adobe PDF | View/Open | |
19_references.pdf | 397.52 kB | Adobe PDF | View/Open | |
20_listofpublications.pdf | 134.24 kB | Adobe PDF | View/Open | |
80_recommendation.pdf | 67.21 kB | Adobe PDF | View/Open |
Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).
Altmetric Badge: