Please use this identifier to cite or link to this item:
http://hdl.handle.net/10603/321461
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.coverage.spatial | ||
dc.date.accessioned | 2021-04-21T05:26:02Z | - |
dc.date.available | 2021-04-21T05:26:02Z | - |
dc.identifier.uri | http://hdl.handle.net/10603/321461 | - |
dc.description.abstract | Digital image processing is an ever elaborating and active area with applications reaching out into our everyday life such as medicine, space exploration, surveillance, authentication, automated industry review and many more areas. Applications such as these require different processes like image enhancement and object detection. Median filtering is a powerful instrument used in image processing. The traditional median filtering algorithm, without any modifications gives good results. There are many variations to the classical algorithm, aimed at reducing computational cost or to achieve additional properties. Median filters are used mainly to remove salt-and pepper noise. The filter logic is implemented on a novel reconfigurable fabric. In this paper look into a Efficient architecture for non-linear modified Adaptive median filter implementation is presented. Then Adaptive Median Filter solves the dual purpose of removing the impulse noise from the image and reducing distortion in the image and the classical adaptive median filter has some deficiencies: the filtered images remain the positive impulse noise in the black background and the negative impulse noise in the white background. To solve the above questions, a modified scheme is proposed. The practical results show the effectiveness of our improvements allowing real-time processing and a minimum use of resources. newline | |
dc.format.extent | ||
dc.language | English | |
dc.relation | ||
dc.rights | university | |
dc.title | A Novel High Speed Parallel Scheme For Data Sorting Algorith In Median Filter Based On FPGA | |
dc.title.alternative | ||
dc.creator.researcher | BALARANI, R | |
dc.subject.keyword | Engineering | |
dc.subject.keyword | Engineering and Technology | |
dc.subject.keyword | Engineering Electrical and Electronic | |
dc.description.note | ||
dc.contributor.guide | ||
dc.publisher.place | Chennai | |
dc.publisher.university | Bharath University | |
dc.publisher.institution | Department of Electronics and Communication Engineering | |
dc.date.registered | ||
dc.date.completed | 2012 | |
dc.date.awarded | ||
dc.format.dimensions | ||
dc.format.accompanyingmaterial | DVD | |
dc.source.university | University | |
dc.type.degree | Ph.D. | |
Appears in Departments: | Department of Electronics and Communication Engineering |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
80_recommendation.pdf | Attached File | 386.75 kB | Adobe PDF | View/Open |
certificate.pdf | 174.15 kB | Adobe PDF | View/Open | |
chapter 1.pdf | 339.57 kB | Adobe PDF | View/Open | |
chapter 2.pdf | 348.72 kB | Adobe PDF | View/Open | |
chapter 3.pdf | 407.67 kB | Adobe PDF | View/Open | |
chapter 4.pdf | 689.32 kB | Adobe PDF | View/Open | |
chapter 5.pdf | 991.91 kB | Adobe PDF | View/Open | |
chapter 6.pdf | 211.68 kB | Adobe PDF | View/Open | |
preliminary pages.pdf | 637.96 kB | Adobe PDF | View/Open | |
references.pdf | 566.41 kB | Adobe PDF | View/Open | |
title.pdf | 182.69 kB | Adobe PDF | View/Open |
Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).
Altmetric Badge: