Please use this identifier to cite or link to this item:
http://hdl.handle.net/10603/263364
Title: | Design and FPGA Implementation of Digital Circuits Using Reversible Logic |
Researcher: | D. K. Nayana |
Guide(s): | Sujatha B K |
Keywords: | Engineering and Technology,Engineering,Engineering Electrical and Electronic |
University: | Jain University |
Completed Date: | 30/05/2018 |
Pagination: | 162 p. |
URI: | http://hdl.handle.net/10603/263364 |
Appears in Departments: | Dept. of Electronics Engineering |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
certificate.pdf | Attached File | 234.42 kB | Adobe PDF | View/Open |
chapter 1.pdf | 458.39 kB | Adobe PDF | View/Open | |
chapter 2.pdf | 503.33 kB | Adobe PDF | View/Open | |
chapter 3.pdf | 690.59 kB | Adobe PDF | View/Open | |
chapter 4.pdf | 873.33 kB | Adobe PDF | View/Open | |
chapter 5.pdf | 812.54 kB | Adobe PDF | View/Open | |
chapter 6.pdf | 824.21 kB | Adobe PDF | View/Open | |
chapter 7.pdf | 153.89 kB | Adobe PDF | View/Open | |
coverpage.pdf | 158.24 kB | Adobe PDF | View/Open | |
table of contents.pdf | 408.94 kB | Adobe PDF | View/Open |
Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).
Altmetric Badge: