Please use this identifier to cite or link to this item:
http://hdl.handle.net/10603/208894
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.coverage.spatial | ||
dc.date.accessioned | 2018-07-20T08:35:32Z | - |
dc.date.available | 2018-07-20T08:35:32Z | - |
dc.identifier.uri | http://hdl.handle.net/10603/208894 | - |
dc.description.abstract | A digital subsystem consists of several functional units demanding high-performance design parameters in terms of speed, power and area. These functional units are built up of computational modules executing various arithmetic operations.At present, we have countless Digital Signal Processing (DSP) applications like image processing, video processing, adaptive filters and cryptography employing these computational modules. Therefore, continual efforts are being processed to enhance the design parameters of the computational blocks, aiming the same for the overall system. The backbone of the computational architecture is truly reliant on its computational algorithms and the choice of number systems. newline | |
dc.format.extent | 158 p. | |
dc.language | English | |
dc.relation | ||
dc.rights | university | |
dc.title | A Study on Some Unconventional Computation For High Performance VLSI Systems | |
dc.title.alternative | ||
dc.creator.researcher | Barik Ranjan Kumar | |
dc.subject.keyword | Logic Design; Computer Arithmetic; Redundant Binary; Digital Circuits; Vedic Mathematics; High-Performance Computing; VLSI Implementation. Logic Design; Computer Arithmetic; Redundant Binary; Digital Circuits; Vedic Mathematics; High-Performance Computing; VLSI Implementation. | |
dc.description.note | Logic Design; Computer Arithmetic; Redundant Binary; Digital Circuits; Vedic Mathematics; High-Performance Computing; VLSI Implementation | |
dc.contributor.guide | Pradhan Manoranjan | |
dc.publisher.place | Sambalpur | |
dc.publisher.university | Veer Surendra Sai University of Technology | |
dc.publisher.institution | Department of Electronics and Telecommunication Engineering | |
dc.date.registered | 14-9-2015 | |
dc.date.completed | 09-07-2018 | |
dc.date.awarded | ||
dc.format.dimensions | ||
dc.format.accompanyingmaterial | None | |
dc.source.university | University | |
dc.type.degree | Ph.D. | |
Appears in Departments: | Department of Electronics and Telecommunication Engineering |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
01_title_page.pdf | Attached File | 276.28 kB | Adobe PDF | View/Open |
03_certificate.pdf | 121.1 kB | Adobe PDF | View/Open | |
06_abstract.pdf | 497.66 kB | Adobe PDF | View/Open | |
08_list of figures.pdf | 674.18 kB | Adobe PDF | View/Open | |
09_list of tables.pdf | 439.29 kB | Adobe PDF | View/Open | |
10_contents.pdf | 514.74 kB | Adobe PDF | View/Open | |
11_chapter1.pdf | 1.97 MB | Adobe PDF | View/Open | |
12_chapter_2.pdf | 6.31 MB | Adobe PDF | View/Open | |
13_chapter3.pdf | 5.8 MB | Adobe PDF | View/Open | |
14__chapter 4.pdf | 1.87 MB | Adobe PDF | View/Open | |
15_chapter_5.pdf | 2.53 MB | Adobe PDF | View/Open | |
16_chapter_6.pdf | 535.59 kB | Adobe PDF | View/Open | |
18_appendix.pdf | 1.05 MB | Adobe PDF | View/Open |
Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).
Altmetric Badge: