Please use this identifier to cite or link to this item:
http://hdl.handle.net/10603/193794
Title: | Realization of Efficient Quantum Dot Cellular Automata Based Digital Architectures |
Researcher: | Reshi, Javeed Iqbal |
Guide(s): | Banday, M. Tariq |
Keywords: | Combinational Logic Circuits, Sequential Logic Circuits Nano-Scale Design, QCA Simulators Quantum-dot Cellular Automata (QCA), |
University: | University of Kashmir |
Completed Date: | 2016 |
Abstract: | The invention of transistor has revolutionized the electronic industry and the fact remains that microelectronics has profound influence on every aspect of development. However, the amazing success story of microelectronics cannot go on indefinitely, because of some key issues of limitations in microelectronics which include: newline-Fundamental Physical Limitations; newline-Material Limitations; newline-Technology Limitations; newline-Device Limitations and newline-Circuit and System Limitations. newlineAs MOSFET devices are scaled down to nanometer range (Nano-electronics), transient quantum effects impair their behaviour. alternative fault tolerant technologies are exploited. Quantum dot Cellular Automata (QCA) is one of the alternative technology which may replace the conventional CMOS). QCA is a transistor less computational paradigm in which the basic logic element is no longer a current switch but an array of quantum dots and the logic state are encoded as position of electrons within a QCA cell. newlineThe main motive of the research work presented in this thesis is to investigate the potential of nano-device technology QCA, as being a viable alternative to conventional CMOS, particularly with regard to the design issues of logic gates and circuits. The major thrust in this thesis is given to the design of efficient digital systems in QCA that will not only require less area but will reduce the complexity (number of layers) and the latency (delay) as well. newlineIn this thesis an optimized floorplanning techniques have been adopted for designing the fault tolerant digital circuits at nano-scale (combinational as well as sequential circuits). An attempt has been also made to design the low power digital systems using the reversible computation logic by employing the QCA technology, thereby resulting the efficient circuits that will dissipate no or least heat. The digital logic designs presented in this thesis provides an overview of some nano-scale technologies particularly QCA, that can be used in the next generation of digital circuit based on......... |
Pagination: | |
URI: | http://hdl.handle.net/10603/193794 |
Appears in Departments: | Department of Electronics & Instrumentation Technology |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
01_title.pdf | Attached File | 117.41 kB | Adobe PDF | View/Open |
02_certifcate.pdf | 153.72 kB | Adobe PDF | View/Open | |
03_acknowledgement.pdf | 108.73 kB | Adobe PDF | View/Open | |
04_abstract.pdf | 143.76 kB | Adobe PDF | View/Open | |
05_contents.pdf | 385.84 kB | Adobe PDF | View/Open | |
06_list_of_publications.pdf | 496.09 kB | Adobe PDF | View/Open | |
07_list_of_figures.pdf | 404.8 kB | Adobe PDF | View/Open | |
08_list_of_tables.pdf | 231.88 kB | Adobe PDF | View/Open | |
09_list_of_equations.pdf | 249.83 kB | Adobe PDF | View/Open | |
10_list_of_abbreviations.pdf | 111.19 kB | Adobe PDF | View/Open | |
11_chapter1.pdf | 182.44 kB | Adobe PDF | View/Open | |
12_chapter2.pdf | 638.38 kB | Adobe PDF | View/Open | |
13_chapter3.pdf | 472.25 kB | Adobe PDF | View/Open | |
14_chapter4.pdf | 1.63 MB | Adobe PDF | View/Open | |
15_chapter5.pdf | 1.03 MB | Adobe PDF | View/Open | |
16_chapter6.pdf | 2.5 MB | Adobe PDF | View/Open | |
17_chapter7.pdf | 358.95 kB | Adobe PDF | View/Open | |
18_chapter8.pdf | 147.08 kB | Adobe PDF | View/Open | |
19_bibliography.pdf | 376.06 kB | Adobe PDF | View/Open |
Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial 4.0 International (CC BY-NC 4.0).
Altmetric Badge: