Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/181484
Title: Design of analog input module multiple PID controller and verilog code for ladder diagram using FPGA
Researcher: G, Dhanabalan
Guide(s): Selvi, S Tamil
Keywords: Analog
Design
Diagram
Module
Verilog
University: Anna University
Completed Date: 2016
Abstract: Abstract available
Pagination: xxv, 146p.
URI: http://hdl.handle.net/10603/181484
Appears in Departments:Faculty of Information and Communication Engineering

Files in This Item:
File Description SizeFormat 
01_title page.pdfAttached File24.46 kBAdobe PDFView/Open
02_certificate.pdf633.68 kBAdobe PDFView/Open
03_abstract.pdf101.36 kBAdobe PDFView/Open
04_acknowledgement.pdf4.67 kBAdobe PDFView/Open
05_table of content.pdf192.79 kBAdobe PDFView/Open
06_list of symbol and abbreviations.pdf51.81 kBAdobe PDFView/Open
07_chapter 1.pdf317.89 kBAdobe PDFView/Open
08_chapter 2.pdf1.79 MBAdobe PDFView/Open
09_chapter 3.pdf979.89 kBAdobe PDFView/Open
10_chapter 4.pdf1.54 MBAdobe PDFView/Open
11_chapter 5.pdf1.88 MBAdobe PDFView/Open
12_chapter 6.pdf1.47 MBAdobe PDFView/Open
13_conclusion and future work.pdf31.35 kBAdobe PDFView/Open
14_references.pdf528.71 kBAdobe PDFView/Open
15_list of publication.pdf75.55 kBAdobe PDFView/Open
Show full item record


Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).

Altmetric Badge: