Browsing by Keyword Current Mode Logic (CML)
Showing results 1 to 1 of 1
Upload Date | Title | Researcher | Guide(s) |
---|---|---|---|
18-Sep-2024 | Leakage Current Utilization approach in Subthreshold Logic for SOC Design | Achutha Jyotsna Koppaka | Satish Kumar P and Madhavi B K |