Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/246066
Title: A Low Jitter Low Phase Noise Wideband Digital Phase Locked Loop in nanometer CMOS Technology
Researcher: Patel N.D.
Guide(s): Naik Amisha
Keywords: CMOS
Engineering and Technology,Engineering,Engineering Electrical and Electronic
jitter
Oscillator
VCDL
University: Nirma University
Completed Date: 02/02/2019
Abstract: ABSTRACT newlineMost digital synchronous ASIC designs requires clock source to provide proper timing for information signals, which functions among all circuits in the designed blocks. In such cases the clock source is mostly a crystal oscillator. Commonly such oscillators achieve up to 30 MHz without giving too much trouble. Recent advances and applications required very high frequency Phase locked loop with minimum jitter, phase noise, low power, and wide tuning range. Phase Frequency Detector, Charge Pump, Loop Filter, Voltage Controlled Oscillator and Frequency/Voltage Divider are basic building blocks of PLL. newlineThe Phase locked loops (PLLs) cover wide application area such as communication systems, wireless systems, digital circuits, power systems and disk drives. It is most useful block to generate clock signal for ASIC designers. It also gives timing flexibility to cancel out clock distribution delays, adjust setup and hold times, correct clock duty cycles and minimize clock skew and jitter. Basically output phase noise of PLL is contributed by VCO, PFD and input reference signal. The selection of loop bandwidth is very important in order to achieve a low jitter low phase noise PLL. In addition to this phase noise of the VCO degrades as frequency increases. newlineIn this thesis novel low jitter low phase noise wide band DPLL using self aligned DLL in 180 nm CMOS technology is implemented and analyzed. Based on proposed novel concept, phase difference between injection signal and Sub Harmonically Injected VCO in PLL can be aligned to reduce jitter and phase noise. newlineThe proposed DPLL with self aligned DLL consists of a third order PLL for 7.47 GHz clock generator and a first order DLL for self aligned injection. The third order PLL is composed of a sub harmonically injection locked VCO, a divide by N frequency divider, a phase frequency detector (PFD), and an LPF. PFD is designed with Clocked Inverter and D Flip Flop using TSPC Logic. In such flip flop design only one transistor is being clocked by short pulse train which i
Pagination: 
URI: http://hdl.handle.net/10603/246066
Appears in Departments:Institute of Technology

Files in This Item:
File Description SizeFormat 
01_front pages_thesis.pdfAttached File284.86 kBAdobe PDFView/Open
02_certificate & declaration.pdf282.14 kBAdobe PDFView/Open
05_table of content.pdf157.06 kBAdobe PDFView/Open
06_list of figures.pdf208.03 kBAdobe PDFView/Open
07_list of tables.pdf95.42 kBAdobe PDFView/Open
08_list of abbreviation.pdf85.33 kBAdobe PDFView/Open
09_numenclature.pdf128.47 kBAdobe PDFView/Open
10_chapter_1.pdf285.62 kBAdobe PDFView/Open
11_chapter_2.pdf2.98 MBAdobe PDFView/Open
12_chapter_3.pdf1.13 MBAdobe PDFView/Open
13_chapter_4.pdf2.02 MBAdobe PDFView/Open
14_chapter_5.pdf1.59 MBAdobe PDFView/Open
15_chapter_6.pdf151.36 kBAdobe PDFView/Open
17_appendix.pdf87.74 kBAdobe PDFView/Open
18_list of publications.pdf156.4 kBAdobe PDFView/Open
Show full item record


Items in Shodhganga are licensed under Creative Commons Licence Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).

Altmetric Badge: