CHAPTER 5

DESIGN OF THIRD ORDER AND DELAY
INTERPOLATOR BASED SELF BIASED PLL

This chapter discusses the other attempted modifications on the traditional self biased PLL. The modification of the second order PLL into third order PLL is discussed first. The architecture of the third order PLL, and the design of its loop parameters from the stability considerations of the PLL is discussed. The results are presented showing the capability of the third order PLL to improve jitter performance as well as settle fast with minimum capture transients. Following the discussion on the third PLL is the discussion on delay interpolator VCO based PLL that retains the swing of the self biased PLL, which otherwise varies with control voltage. Unlike the traditional self biased PLL, this architecture is differential, hence its potential to reject systematic noise is also discussed. The simulation results of this delay interpolator based PLL is finally presented and the performance is compared with the reference PLL.

5.1 DESIGN OF THIRD ORDER PLL

A generic third order PLL architecture can be derived from a general second order PLL by introducing an additional transconductance Gm stage and a first order loop filter section as described in Donald Stephens R. (1997). The architecture of this third order PLL is shown in Figure 5.1.
Figure 5.1 Block Diagram of a Generic Third Order PLL

This generic architecture has been modified to adopt the salient features of a traditional self biased adaptive bandwidth second order PLL as follows. The VCO chosen is a ring oscillator with symmetric load delay elements along with appropriate bias generators. These bias generators provide the required biases for the delay elements, the Charge Pump (CP) and the transconductance Gm stage. The resistors R shown in Figure 5.1 associated with the first and second loop filters are realized using separate charge pumps, and these are also biased from the bias generators. The modified third order self biased adaptive bandwidth PLL system functionality and the selection of the loop parameters of the modified system are explained in the following sections.

5.1.1 Third Order PLL System Description

The functional blocks of the third order self biased adaptive bandwidth PLL are shown in Figure 5.2. The system comprises of a Phase Frequency Detector (PFD), three charge pumps CP₁, CP₂, CP₃, loop filter capacitances C₁,C₂, a Gm stage, two bias generators, a VCO, and a divider.
The PFD employed is a tristate PFD that compares the reference signal $F_{\text{ref}}$ and the feedback clock signal from the divider. The pulses generated from the PFD drives the charge pumps CP$_1$, CP$_2$, and CP$_3$. Here, CP$_1$ is used as a charge pump to drive C$_1$ and CP$_2$ and CP$_3$ are used for realizing the resistors for the loop filter sections. The first bias generator buffers the integrated voltage from the capacitor C$_1$ and combines the current from CP$_2$ to derive an output voltage $V_{\text{ctrl1}}$. This output in turn drives the Gm stage and which in turn proportionately drives the capacitor C$_2$. Next, the second bias generator buffers the integrated voltage from C$_2$ and combines the current from CP$_3$ to generate $V_{\text{ctrl2}}$ which finally controls the VCO to generate the required VCO frequency.

The bias currents for CP$_1$, CP$_2$, CP$_3$ and Gm stage are derived from the second bias generator which also delivers the bias current to the delay elements in the VCO. The charge pump and Gm stage bias currents are adjusted as the VCO operating frequency is varied. Since the bias current in CP$_2$ and CP$_3$ are also adjusted, the resistors vary accordingly. As the charge pump currents and the associated resistances change with operating frequency, the system loop bandwidth tracks the reference frequency as in the original work of John Maneatis (1996). The phase margin also gets adjusted to remain constant over the entire operating frequency range.
5.1.1 Description of third order PLL system parameters

The transfer function of the generic third order system, its 3dB bandwidth $\omega_{3\text{dB}}$ and the phase margin are derived similarly, by following the procedure given in Habib Adrang (2010). In the modified third order self biased adaptive bandwidth PLL the charge pump currents are derived in a certain ratio from the second bias generator current. These ratios are described below.

Assuming $I_{\text{bias}}$, $I_{\text{cp1}}$, $I_{\text{cp2}}$, $I_{\text{cp3}}$, $I_{gm}$ respectively represent the bias currents of the second bias generator, $CP_1$, $CP_2$, $CP_3$ and the Gm stage currents, their ratios are fixed as below.

$$I_{\text{cp1}} = x I_{\text{bias}}; I_{gm} = z I_{\text{bias}}; I_{\text{cp2}} = y I_{\text{cp1}}; I_{\text{cp3}} = y I_{gm}$$  \hspace{1cm} (5.1)

where $x$, $y$, $z$ are constants, with $y$ deciding the resistor $R$ value of the loop filter, and $z$ determining the value of transconductance in the Gm stage. The expression for the resistors that are derived from $CP_2$ and CP are given below.
\[ R = \frac{y}{\sqrt{8KI_{\text{bias}}}} \quad (5.2) \]

The ratio of the charge pump currents and the expressions for the resistors from Equation (5.1) and (5.2) are applied in the expressions for \( \omega_{3dB} \) and the phase margin that are derived in Habib Adrang et al (2010). These expressions are reproduced below.

\[ \omega_{3dB} = \frac{RI_{\text{cp1}}K_{VCO}}{2\pi} \quad (5.3) \]

Here \( K_{VCO} \) is the gain of the VCO in the third order PLL.

\[ \omega_{3dB} = \frac{RI_{\text{cp1}}K_{VCO}}{2\pi} \quad (5.3) \]

The phase margin of the third order PLL is given below.

\[ \text{PM} = -90^\circ + 2\tan^{-1} \left( RC_1 \omega_{3dB} \right) \quad (5.4) \]

The ratio of \( \omega_{3dB} \) to reference frequency ratio \( \omega_{\text{ref}} \) expressed using the factors \( x \), and \( z \), is derived similar to the procedure used in John Maneatis (1996), and is given below.

\[ \frac{\omega_{3dB}}{\omega_{\text{ref}}} = \frac{y^2 x \sqrt{z} \omega_{3dB}}{16\pi^2} \quad (5.5) \]

From the above, it can be observed that the ratio remains constant and depends only on the ratio of currents.

Similarly, the phase margin is derived using the factors \( x, y \) and \( z \) similar to the procedure employed in John Maneatis (1996) and is given below.
where $C_1$ represents the LPF capacitance. $C_2$ (of Figure 5.2) is chosen to be of the same value as $C_1$. The effective capacitance $C_B$ is obtained from the oscillator, and $N$ is the prescalar division factor. From Eqn.6, it can be observed that the phase margin is dependent on the ratio of capacitances, therefore it will be a constant for the entire capture range of the third order PLL.

From Equation (5.5) and (5.6) it can be noted that the $\omega_{3dB}$ to $\omega_{ref}$ and phase margin can be independently chosen since $\omega_{3dB}$ to $\omega_{ref}$ factor is independent of $C_1$, and $C_1$ can then be chosen for a required phase margin without influencing $\omega_{3dB}$ to $\omega_{ref}$. This permits the independent control of settling time and capture transients in the third order PLL.

As per Equation (5.3), the $\omega_{3dB}$ of the third order PLL is extended by the factor $G_mR$, when compared with the traditional second order PLL, this can thus help the system to settle fast. With the extension in bandwidth, the phase margin of the third order PLL is also observed to get increased as per Equation (5.4), this can permit the system to settle with minimum capture transients and improve jitter performance.

5.1.3 Proposed PLL Design Specification and Simulation Results

The system is designed with the following specifications. The VCO circuit is designed for a frequency range of 500MHz to 3GHz. The prescalar divide ratio $N$ is chosen as 16. The loop parameter constants $x$, $y$ and $z$ values are chosen depending on the required PM and the $\omega_{3dB}$ to $\omega_{ref}$ ratio. The value of $C_1$ is chosen as 100pF and the effective capacitance $C_B$ obtained from VCO
equals 0.248pF. With $C_1$ chosen to be a larger and a circuit realizable value, to maximize phase margin and the $x$, $y$ and $z$ values were chosen such that it can give reduced settling time and minimum overshoot/undershoot transients.

The system stability conditions and step response were determined using Matlab. The circuit was deigned in 0.18\,\mu m CMOS process UMC technology library. The simulations were carried out using Cadence Spectre tool.

In order to perform a comparative study the traditional second and third order self biased adaptive bandwidth PLL has been designed with similar functional block specifications. The values chosen for the factor $x$, $y$ defined in Equation (5.1) remains the same for both the cases. The values for $x$ and that of $y$ is chosen as 0.2 and 5 respectively.

With the above constants, the loop bandwidth $\omega_n$ to $\omega_{ref}$ ratio in the second order system turns out to be $1/26$, and the damping factor was found to be 3.

The step response of the third order self biased adaptive bandwidth PLL for the chosen $x$, $y$ and for three sets of $z$ values were computed using Matlab. The resulting plots are given in Figure 5.3. The third order PLL step response plot that corresponds to a PM of 40°, 58° and 80° was obtained by choosing $z$ as 0.25, 0.35 and 0.6 respectively. Finally the value of $z$ is chosen as 0.6 since it gives a realizable circuit implementation of the Gm stage to obtain a transconductance value of the stage as 630\,\mu S. With this chosen $z$ value, the phase margin of the third order PLL was calculated using Equation (5.6) and was found to be 80°. Further for this case, it may be also be clearly seen from the plot that the settling time, undershoot/overshoot happened to be
the least in comparison with the step responses corresponding to the phase margin of 40° and 58°.

Figure 5.3 Step Response of the Third Order PLL

Having derived the system level specifications using Matlab, the circuit simulations were next carried out for both the second and the third order system. The proportional charge pumps CP₁ and CP₂ were replaced by appropriate value of resistance for the sake of simplicity. This is done to verify the circuit realization of mathematical modeling of third order PLL.

The VCO operating frequency range is shown in Figure 5.4, and the plot shows a linear operating range from 500MHz to 3GHz with a gain of 3.3GHz/V. The capture range of the resulting third order PLL was observed to be from 1GHz to 2.72GHz.
A comparison of the control voltage transients for the second and third order systems at 2.4GHz output frequency (with a step frequency of 700MHz) is shown in Figure 5.5. It can be observed that the third order PLL while acquiring the final frequency shows negligible capture transients with fast settling characteristic when compared with the second order PLL. The second order PLL acquires within 2% of its final frequency after 190ns (29 reference clock cycles) whereas the third order PLL acquires similarly after 111ns (17 reference clock cycles), showing 40% improvement in its settling time.
Figure 5.5 Comparison of Control Voltage Transients of the Second and Third Order PLL at 2.4GHz

The jitter performance of both the PLLs at 2.4 GHz is shown in Figure 5.6 by means of an eye diagram. The peak to peak jitter measured from the eye diagram is 16.6ps for the second order PLL and is found to be 8.7ps for the third order PLL. Thus the third order PLL shows 48% improvement in its jitter performance.

Figure 5.6 Jitter Comparison at 2.4GHz
The control voltage transients at the extreme operating frequencies of 2.72GHz and 1GHz for both the second and third order system are shown in Figure 5.7. From the plots it can be noted that the settling time at both the extreme frequencies are of the same order and the same observation holds good for overshoot/undershoot capture transients. It may be noted that this feature is primarily possible due to the adaptive bandwidth nature of the system under consideration.

The stability of the system is verified over process corners. The capture transients simulated for various process corners at the highest extreme operating frequency of 2.7GHz is shown in Figure 5.8. The plot shows the capture transients of the system for the typical, as well as for the worst case process corners of slow slow, and fast fast. Though not shown here, similar behavior is observed for the other corners. For all the process corners the capture transients settles within 1μs and is confirmed that the design of third order PLL is stable at all the corners.

![Control Voltage Transients](image)

**Figure 5.7 Control Voltage Transients of the Third Order PLL at Extreme Operating Frequencies**
Figure 5.8 Control Voltage Transients of the Third Order PLL at Process Corners

Table 5.1 Performance Comparison at operating frequency of 2.7GHz

<table>
<thead>
<tr>
<th>Performance Parameters</th>
<th>Second order PLL</th>
<th>Proposed third order PLL</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCO operating range (MHz)</td>
<td>500 to 3000</td>
<td>500 to 3000</td>
</tr>
<tr>
<td>Capture range (MHz)</td>
<td>800 to 2700</td>
<td>1000 to 2700</td>
</tr>
<tr>
<td>RMS Jitter (ps)</td>
<td>3.1</td>
<td>1.1</td>
</tr>
<tr>
<td>(UI)</td>
<td>(0.84)</td>
<td>(0.3)</td>
</tr>
<tr>
<td>Settling time (μs)</td>
<td>0.19</td>
<td>0.19</td>
</tr>
<tr>
<td>Peak Undershoot magnitude (MHz)</td>
<td>557</td>
<td>0.023</td>
</tr>
<tr>
<td>Undershoot in terms of control voltage transient(mV)</td>
<td>170</td>
<td>0.69</td>
</tr>
<tr>
<td>Peak power (mW)</td>
<td>36</td>
<td>40</td>
</tr>
</tbody>
</table>

The performance comparison of the proposed third order PLL with the second order PLL designed in the present work is shown in Table 5.2 at the extreme highest operating frequency of 2.7GHz. The third order PLL shows better
jitter performance of about 64% when compared with the second order PLL. The third order system also shows negligible overshoot under shoot capture transients without any degradation in its settling time when compared with the second order counterpart. The performance improvement thus obtained in the third order loop is with less additional power consumption than the traditional second order PLL which is about 11% at 2.7GHz.

5.2 DESIGN OF DELAY INTERPOLATOR BASED SELF-BIASED PLL

In the traditional self biased PLL, the VCO swing depends on operating frequencies that gets progressively reduced as the frequency reduces and degrades the jitter considerably. The traditional self biased PLL suitably modified to incorporate the delay interpolator VCO scheme proposed by Seema Butala Anand et al (2001) that operates with a constant swing, but without the benefits of supply noise immunity and loop bandwidth adaptivity. Moreover, this VCO also operates with differential control voltage and thus minimizes the impact of the deterministic noise generated within the circuit. This work thus adapts the delay interpolator based VCO to the traditional self biased PLL scheme in order to derive the benefits of both the schemes.

The modified system functionality and the adaptation of the delay interpolator VCO to the self biased PLL scheme is discussed. Following that is the discussion of detailed simulation results and overall system performance comparison with the traditional self biased PLL.

5.2.1 Adaptation of Delay Interpolator VCO to the Self Biased PLL

The modified block diagram of the self biased PLL adopting delay interpolation principle is shown in Figure 5.9. The functional blocks of the
proposed PLL consists of Phase Frequency Detector (PFD), charge pump circuit CP, Loop Filters (with capacitor C and resistor R), delay interpolator VCO and prescalar. In this proposed PLL except the VCO architecture all other functional blocks remains the same as described in John Maneatis G. (1996). The modified VCO functionality is based on the delay interpolator architecture Seema Butala Anand et al (2001). The bias generator of the delay interpolator VCO is modified from the traditional self biased VCO to derive the required bias voltages from the differential control voltages to bias the delay elements as well as the charge pump circuits.

The traditional self biased VCO employed by John Maneatis G. (1996) with single ended control voltage is modified to delay interpolator based VCO with differential control voltage, while the salient features required for static and dynamic supply rejection characteristics of the traditional self biased PLL are preserved. The architecture of the modified VCO is shown in Figure 5.10 that consists of a bias generator stage (Bias Gen) and a ring oscillator stage. The ring oscillator is designed with four delay elements. The bias generator stage provides the appropriate bias.
voltages $V_{bp}$, $V_{bp\_cons}$, $V_{bn\_cons}$, $V_{bn\_slow}$, $V_{bn\_fast}$ to the delay elements. The delay element architecture is very similar to the one employed in Seema Butala Anand et al (2001) except that the resistive load is replaced by the symmetric load proposed of John Maneatis G. (1996) and this in turn behaves as a linear resistance for the entire frequency range of operation and achieves dynamic supply noise rejection. The circuit schematic of the delay element consisting of a slow path and a fast path is shown in Figure 5.11. As with the architecture in Seema Butala Anand et al (2001), the buffer stage delay in the slow path is maintained constant, independent of the control voltage whereas the inverting stage delay in the slow path is controlled by $V_{bn\_slow}$ derived from $V_{ctrl}$ in the bias generator. The inverting stage delay in the fast path is controlled by $V_{bn\_fast}$ generated from $V_{ctrl\_+}$ in the bias generator. In the symmetric load, the current steered by $V_{bn\_slow}$ in the slow path and the current steered by $V_{bn\_fast}$ in the fast path are summed up. This summed up current $I_{ss}$ stays constant and maintains a constant swing at the output node as in Seema Butala Anand et al (2001).

Figure 5.10 Functional Block Diagram of the Proposed Self-Biased VCO
5.2.2  Design of VCO

The gain $K_{VCO}$ of the proposed VCO is derived from the delay contributed by the individual delay element stages and is described as below.

The delay $t_p$ contributed by a single delay element is derived from its RC equivalent model given in Figure 5.12, and is expressed in Equation (5.7-5.10) below.

\[
t_p = 0.692.n.(K_{fast} \tau_{fast} + K_{slow} \tau_{slow}).
\]  

(5.7)

\[K_{fast} + K_{slow} = 1\]  

(5.8)

\[
\tau_{fast} = R_{fast} C_L
\]  

(5.9)

\[
\tau_{slow} = (R_{cons} + R_{slow}) C_L + R_{cons} C_{cons}
\]  

(5.10)

Figure 5.11 Circuit Diagram of the Modified Delay Element
In Equation (5.7) $\tau_{\text{fast}}$, $\tau_{\text{slow}}$ are respectively the time constants determined by the fast and slow paths. The coefficients $K_{\text{fast}}$ and $K_{\text{slow}}$ defined in Equation (5.7) are the ratio of the current steered into slow path and fast path of the inverting stages with the total bias current $I_{\text{ss}}$ and satisfies the relation as given in Equation (5.8).

In Equation (5.9), the resistance $R_{\text{fast}}$ is derived from the inverting stage in the fast path and $C_L$ is the load capacitance at the output node of the delay element stage. In Equation (5.10), $R_{\text{cons}}$ is the resistance derived from the constant delay buffer stage in the slow path, $C_{\text{cons}}$ is the load capacitance at the output node of the constant delay buffer in the slow path. $R_{\text{slow}}$ is the resistance obtained from the inverting stage in the slow path.

The resistance $R_{\text{slow}}$ and $R_{\text{fast}}$ are derived from the symmetric load biased by $V_{bp}$. The resistance thus obtained is expressed below.

$$R_{\text{fast}} \cdot R_{\text{slow}} = \frac{1}{2K_p I_{\text{ss}}(V_{bp} - V_T)}$$

(5.11)
Here $K_p$ represents device transconductance $K'(W/L)$, $K'$ denotes process transconductance parameter and $(W/L)$ denotes the aspect ratio of the transistors employed in the symmetric load.

The resistance $R_{\text{cons}}$ is similarly derived from the symmetric load that is biased by $V_{bp_{\text{cons}}}$. The resistance thus obtained is expressed as below.

$$R_{\text{cons}} = \frac{1}{2K_{p_{\text{cons}}}(V_{bp_{\text{cons}}}-V_T)}$$  \hspace{1cm} (5.12)

Here $K_{p_{\text{cons}}}$ is the device transconductance of the symmetric load. $I_{\text{cons}}$ and $V_{bp_{\text{cons}}}$ are derived from a constant bias voltage in the bias generator.

The VCO frequency is thus controlled by the time constants $\tau_{\text{fast}}$ and $\tau_{\text{slow}}$ and the coefficients $k_{\text{fast}}$ and $K_{\text{slow}}$ and is given as below.

$$F_{\text{out}} = 2nK_{\text{fast}} \left( \frac{K_p(V_{bp_{\text{cons}}}-V_T)}{C_L} \right) + 2nK_{\text{slow}} \left( \frac{K_{p_{\text{cons}}}(V_{bp_{\text{cons}}}-V_T)}{C_{\text{cons}}} + \frac{K_p(V_{bp_{\text{cons}}}-V_T)}{C_L} \right)$$  \hspace{1cm} (5.13)

![Figure 5.13 Circuit Schematic of Bias Generator](image-url)
The coefficients $k_{\text{fast}}$ and $K_{\text{slow}}$ play the role of transconductance of the transistors steering current into the inverting stages of the slow and fast path. Hence the $K_{\text{VCO}}$ characteristic is nonlinear which is unlike the characteristic in traditional self biased VCO. But with the combination of delay interpolation principle and self bias principle, the VCO has the capability to exhibit wide operating frequency range very similar to the traditional self biased VCO.

5.2.3 Design of Bias Generator

The bias generator is designed so that it preserves the supply rejection characteristic of the traditional self biased VCO. The circuit architecture of the modified bias generator modified from John Maneatis (1996) is shown in Figure 5.13. The bias voltage $V_{bp}$ required for biasing the symmetric load of slow and fast path inverting stage is generated in a half buffer replica stage, which is one half of the delay element stage similar to that adopted in John Maneatis (1996). The bias voltage $V_{bp}$ generated in the replica buffer stage, is obtained by summing up the current steered by differential voltages $V_{bn_{\text{slow}}}$ and $V_{bn_{\text{fast}}}$. Therefore the voltage $V_{bp}$ stays constant irrespective of the control voltage since the bias voltages $V_{bn_{\text{slow}}}$ and $V_{bn_{\text{fast}}}$ are differential. Since these bias voltages also bias the delay element stages, it ensures the lower limit of the constant swing in the delay element as $V_{bp}$ and hence meets the dynamic supply rejection characteristic of the traditional self biased PLL. The architecture also permits the bias voltage $V_{bp}$ to track supply voltage variations, with $V_{bn_{\text{slow}}}$ and hence retains the static supply rejection characteristics of traditional self biased VCO.

5.2.4 Proposed PLL System Design Description

Design of charge pump circuit and the PLL loop parameters are explained in the following subsections. The proposed PLL loop parameters are derived similar to the technique adopted in the traditional self biased PLL
and is shown that it meets the requirements of constant damping factor and adaptive bandwidth over its entire operating frequency range as in John Maneatis (1996).

![Figure 5.14 Architecture of Charge Pump Circuit Generating Differential Control Voltage](image)

### 5.2.5 Charge Pump Circuit Design Considerations

The architecture of charge pump circuit is shown in Figure 5.14, and is very similar to the architecture employed in John Maneatis (1996). Similar to the design consideration applied in traditional self biased PLL, the charge pump device dimensions are chosen in certain relation with the device dimensions of the VCO delay elements. This helps in minimizing the mismatch between the currents steered by the UP and DN signals in the charge pump. Thus the device dimensions in VCO and hence the charge pump circuit device dimensions are chosen in such a way that the required operating frequency range is met and also the random noise generated from the charge pump circuit is as minimum as possible.

### 5.2.6 Proposed PLL Loop Parameter Description

The PLL damping factor $\zeta$ is one of the deciding factors of jitter performance in clock generation circuit. The damping factor of a second order PLL is given below.
\[ \zeta = \frac{R}{2} \sqrt{\frac{I_{cp}K_{VCO}C}{N}} \] (5.14)

Charge pump current and loop filter resistance is derived from VCO’s delay element bias current, very similar to the traditional self biased PLL. The expression for \( \zeta \) is similarly derived and is given below.

\[ \zeta = \frac{y}{4\sqrt{2}} \sqrt{\frac{xK_{VCO}C}{2k_pN}} \] (5.15)

The factor ‘\( x \)’ is defined by the ratio of the charge pump current \( I_{cp} \) to the current defined in the delay element \( I_{ss} \). The factor ‘\( y \)’ is used to define resistance \( R \) of the loop filter similar to the technique employed in John Maneatis (1996). Here \( C \) is the capacitance of loop filter, \( N \) is the prescalar division factor and \( K_p \) is the device transconductance of the resistive load seen by the charge pump circuit. The factor \( K_{VCO} \) is linearly related to \( K_p \), when derived from the VCO frequency expressed in Equation(). By approximating VCO gain characteristic to be linear, from (5.14), it can be seen that \( \zeta \) attains a constant value for the entire frequency range of operation very similar to the condition obtained in John Maneatis G. (1996).

The proposed PLL loop bandwidth is made to track the operating frequency similar to John Maneatis (1996). The resonant frequency \( \omega_n \) for a second order PLL is expressed as given below.

\[ \omega_n = \sqrt{\frac{xI_{ss}K_{VCO}}{NC}} \] (5.16)

The ratio of reference frequency \( \omega_{ref} \) to \( \omega_n \) for the proposed self biased PLL is derived similar to that in John Maneatis (1996), using the conditions given below.
\[ R_{\text{cons}} = z_1 R_{\text{fast}} = z_2 R_{\text{slow}}. \] (5.16)

Using this condition, the derived \( \omega_{\text{ref}} \) to \( \omega_n \) is expressed as below.

\[
\frac{\omega_{\text{ref}}}{\omega_n} = \frac{2\pi}{z_2 n} \left( \frac{2k_p}{xK_{\text{VCO}}} \sqrt{\frac{C}{C_L}} \left( \frac{1}{K_{\text{fast}} + K_{\text{slow}}} \left( 1 + \frac{z_1 C_{\text{cons}}}{C_L} \right) \right) \right) .
\] (5.17)

The ratio \( \omega_{\text{ref}} \) to \( \omega_n \) is thus found to be constant dependent on ratio of capacitances approximating \( K_{\text{VCO}} \) to be a constant. Thus the system possesses adaptive bandwidth nature, independent of process variations similar to that in John Maneatis (1996).

### 5.2.7 Proposed PLL Design Specification and Simulation Results

The delay interpolator VCO based self biased PLL was designed with loop parameters and PLL sub block specifications similar to that of the traditional self biased PLL. Therefore the loop parameters \( \zeta \) was to be set to be 1, and the ratio \( \omega_{\text{ref}} \) to \( \omega_n \) was set to be 15. The delay interpolator based self biased VCO was designed with a tuning range of 800MHz to 2.7GHz.

The VCO’s gain characteristic is shown in Figure 5.15. Even though the gain characteristic is observed to be nonlinear, due to the combination of delay interpolation and self bias principle, the proposed VCO exhibits a wide operating range of frequencies 850MHz to 2.7GHz.

Constant swing obtained from the proposed VCO is shown in Figure 5.16 in comparison to the output swing obtained from the traditional VCO. In Figure 5.16a it can be seen that the traditional VCO swing varies with operating frequency. At 900MHz, the VCO swing as seen from the
waveform labeled (1), is observed to be 0.8V and at 2.8GHz as seen from the waveform labeled (2), it is observed to be 1.1V. The constant VCO swing retained by the proposed delay interpolator VCO is shown in Figure 5.16b. A constant VCO swing of 1.1V is observed at the extreme frequency of 900MHz marked as (3) and at the other extreme frequency of 2.8GHz marked as (4). Thus the proposed VCO is observed to retain its swing to 1.1V over its entire operating frequencies.

![Figure 5.15 VCO Gain of the Proposed Self Biased PLL](image1)

![Figure 5.16a Traditional Self Biased VCO Swing](image2)
The bias voltage transients of the traditional and proposed self biased PLL are shown in Figure 5.17 at an operating frequency of 2.1GHz. From the bias voltage transients $V_{bn}$ of the traditional self biased PLL and $V_{bn\_slow}$ and $V_{bn\_fast}$ of the proposed PLL, it can be observed that both the system settles very closer. The traditional self biased PLL is observed to settle at 110ns (14 reference clock cycles) and the settling time of the proposed self biased PLL is found to be very closer at 114ns (15 reference clock cycles) with a frequency step of 700MHz.
The peak to peak jitter measure using an eye diagram plot is shown in Figure 5.18 for the two architectures at the operating frequencies of 2.1GHz. The peak to peak jitter measure for the traditional self biased PLL architecture is 12.4ps where as for the proposed self biased PLL it is observed to be 5.9ps, thereby the proposed PLL shows 52% improvement in jitter performance.

The proposed PLL operates over wide frequency range of 1GHz to 2.1GHz. The PLL performance at these extreme frequencies of 1GHz and 2.1GHz are tabulated in Table 5.2. From the table it can be noted that significant jitter performance improvement of 47% to 85% is obtained without any degradation in its settling time. The settling time is measured for a frequency step of 400MHz.

Supply rejection characteristic is verified by simulating supply noise as a sinusoidal source of 10mV with 100MHz frequency added with the
Table 5.2 Performance comparison at extreme operating frequencies

<table>
<thead>
<tr>
<th>Performance parameter</th>
<th>Output frequency (MHz)</th>
<th>Traditional self biased PLL</th>
<th>Proposed self biased PLL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Jitter (ps)</td>
<td>1000</td>
<td>3.8 (0.38)</td>
<td>0.6 (0.06)</td>
</tr>
<tr>
<td>(UI%)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Settling time (µs)</td>
<td></td>
<td>0.210 (13)</td>
<td>0.216 (14)</td>
</tr>
<tr>
<td>(reference clock cycles)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RMS Jitter (ps)</td>
<td>2720</td>
<td>1.6 (0.43)</td>
<td>0.8 (0.21)</td>
</tr>
<tr>
<td>(UI %)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Settling time (µs)</td>
<td></td>
<td>0.160 (27)</td>
<td>0.188 (32)</td>
</tr>
<tr>
<td>(reference clock cycles)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Capture range (MHz)</td>
<td>1000-2700</td>
<td>900-2700</td>
<td></td>
</tr>
</tbody>
</table>

DC supply source. The observed jitter for the traditional PLL under this noisy supply is 38.6ps and for the proposed PLL the jitter is observed to be 13.8ps showing 64% improvement. There is a marginal degradation while comparing jitter performance improvement with the noiseless case of 1GHz output frequency, as the bias generator of the proposed PLL drives a larger capacitive load, hence the gain at 100MHz supply noise of the proposed PLL bias generator degrades when compared with the gain of the traditional self biased PLL bias generator.
5.3 SUMMARY

The present chapter thus described a feasible circuit realization of the third order self biased adaptive bandwidth PLL. It was shown that the system is stable for a wide capture range. It was also demonstrated that the third order PLL provides improvement in performance with respect to (a) jitter (b) settling time (c) undershoot/overshoot transients. Even though the circuit was not designed optimally for power, the third order system exhibits this performance improvement over the second order system only on a marginal increase of 10% in its power consumption.

Following the third order PLL, this chapter also shows the possibility to suitably combine the traditional self biased PLL and the delay interpolator VCO in order to derive the benefits of both the schemes. The modified PLL showed significant improvement in jitter in comparison to the traditional self biased PLL without exhibiting any degradation in the settling time. Since the system bandwidth is adaptive, the proposed PLL exhibited wide capture range spanning of 1.7GHz. It was also observed that the proposed scheme is capable of jitter improvements ranging from 46% to 85% with marginal degradation in the capture time and supply rejection characteristics. It was also shown that the VCO swing in the proposed PLL has a constant signal swing of 1.1V over the entire operating frequency range.