

TABLE OF CONTENTS

DECLARATION		i
CERTIFICATE		ii
ACKNOWLEDGEMENT		iii
ABSTRACT		v
TABLE OF CONTENTS		vi
LIST OF TABLES		xi
LIST OF FIGURES		xii
Chapter	Title	Page No
1.	INTRODUCTION	1
	1.1 Description of the block diagram	2
	1.1.1 Scrambling and de-scrambling	2
	1.1.1.1 Additive scramblers –Descrambler	3
	1.1.1.2 Multiplication Scrambler-Descrambler	4
	1.1.2 Convolutional encoding	5
	1.1.2.1 Turbo encoder	6
	1.1.2.2 Reed-Solomon (RS) codes	7
	1.1.3 Interleaving and De-interleaving	7
	1.1.4 Bit shuffle unit structure	8
	1.1.5 Puncturing	9
	1.1.6 Modulation and De-modulation	10
	1.1.7 Amplitude modulation with large carrier (AM)	10
	1.1.7.1 Amplitude shift keying (ASK)	11
	1.1.7.2 Frequency shift keying (FSK)	12
	1.1.7.3 Quadrature phase-shift keying (QPSK)	13
	1.1.7.4 Quadrature multiplexing	13
	1.1.7.5 Quadrature phase-shift keying (QPSK)	15
	1.1.8 Channel	16

	1.1.8.1	Open-wire transmission line	16
	1.1.8.2	Concentric or Coaxial cables	17
	1.1.8.3	Optical fibres	17
	1.1.8.4	Microwave channel	18
	1.1.9	Viterbi decoder	18
	1.2	Motivations of the study	19
	1.3	Objectives of the Research Work	19
	1.4	Methodology Adopted	20
	1.5	Contribution of the thesis	20
	1.6	Organization of the thesis	21
2.		LITRATURE SURVEY	23
	2.1	Introduction	23
	2.2	Different types of Re-configurable Co-processor for Communication Systems are	25
	2.2.1	Module-based partial re-configuration	25
	2.2.2	Difference-based partial re-configuration	26
	2.2.3	Dynamic Re-configuration	27
	2.2.4	Self-Reconfiguration	28
	2.3	Dynamically Re-configurable Cache for High Performance and Low Power	29
	2.4	Coarse-Grained Re-configurable Architectures	30
	2.5	DP-FPGA (Data path FPGA)	30
	2.6	The CHESS Array	31
	2.7	Integrated Protection and Re-configuration Design for the All-Electric Ship	32
3.		Design of High Speed Re-configurable Co-processor for Multiplier, Adder and Subtraction Operations	33

	3.1 Introduction	33
	3.2 Unsigned addition	33
	3.2.1 Case 1 unsigned addition with N-bit inputs and N-bit output	34
	3.2.2 Case 2 unsigned addition with N-bit inputs and (N+1)-bit output	35
	3.3 Signed addition and subtraction	35
	3.3.1 Case 1 signed addition and subtraction with N-bit inputs and N-bit output	36
	3.3.2 Case 2 signed addition and subtraction with N-bit inputs and (N+1) - bit output	37
	3.4 Unsigned multiplication	38
	3.5 Signed multiplication	39
	3.6 Re-configurable co-processor structure for communication system	41
	3.7 Additions operation and subtractions operation implementation using the proposed structure	43
	3.8 Experimental results	45
4.	Design of High Speed Re-configurable Co-processor for Convolution-encoder and Viterbi-decoder Operations	51
	4.1 Introduction	51
	4.2 Viterbi decoder	57
	4.3 Re-configurable structure for Convolution-encoder and Viterbi-decoder Operations	62
	4.4 Implementation results and Comparisons	64
5.	Design of High Speed Re-configurable Co-processor for Interleaver and De-interleaver Operations	67
	5.1 Introduction	67
	5.2 A Communication System and Interleaver – First Encounter	70
	5.3 Block diagram description	71

	5.4 Convolutional-Interleaver	73
	5.5 Hardware Description of Co-processor	74
	5.6 Proposed Model of Convolutional Interleaver	74
	5.7 Critical Analysis of Model-Sim Implementation Results	76
6.	Design of High Speed Reconfigurable Coprocessor for scrambler and de-scrambler system	77
	6.1 Introduction	77
	6.2 Reconfigurable Structures For scrambler and de-scrambler	77
	6.3 Implementation Results and Comparisons	80
7.	IMPLEMENTATION RESULTS AND DISCUSSION	82
	7.1 Introduction	82
	7.2 Multiplier and multiplier accumulator (MAC)	82
	7.3 Memory access and modified Bus structure schemes in P-DSPs	84
	7.4 An overview of TMS320C6X DSPs	86
	7.4.1 Internal architecture	86
	7.5 Existing DSP architectures for bit shuffle unit	87
	7.6 Proposed Bit Shuffle Unit Instructions and Their Hardware Structure	90
	7.7 Design of High Speed Reconfigurable Coprocessor for Next Generation Communication System	91
	7.8 Implementation Results	92
	7.9 Final Results	98
	7.10 Design Statistics	98
	7.11 Device utilization summary	99

8.	CONCLUSIONS AND FUTURE SCOPE	
	8.1 Conclusion	101
	8.2 Future Scope	102
	BIBLIOGRAPHY	
	LIST OF PUBLICATIONS	