

BIBLIOGRAPHY

- [1] Jeong H. Lee, Sug H. Jeong and Myung H. Sunwoo ,“Application-specific DSP architecture for OFDM- Modem-systems,” in Proc. IEEE Workshop on Signal Processing Syst. (SIPS'2003), pp 600-420,Aug. 2003.
- [2] G.M. Bhat*, M. Mustafa**, Shabir Ahmad** and Javaid Ahmad**.”VHDL modeling and Simulation of data scrambler and descrambler for secure data communication” University of Kashmir, Srinagar, India, pp 104-105, Sep 2001
- [3] Yunghsiung S. Han “Introduction to Binary Convolutional Codes” Graduate Institute of Communication Engineering, National Taipei University Taiwan. PP 1-23, Dec 2012
- [4] Zhen-dong Zhang, Bin Wu, Yu-mei Zhou, “Low-Complexity Hardware Interleaver/De-interleaver for IEEE 802.11a/g/n WLAN” Hindawi Publishing Corporation, Volume 2012 (2012), Article ID 948957, pp 7, Dec 2011.
- [5] C. Fragouli,C.Komninakis and R. D. Wesel. “Minimality for Punctured Convolutional-Codes ”pp 3, 2001.
- [6] Watanabe, S. ; Naito, T. ; Onaka, H. “Modulation and demodulation techniques in optical heterodyne PSK transmission systems” Lightwave Technology, Journal of (Volume:8 , Issue: 3),pp-309 – 322, Mar 1990.
- [7] Xuan-Zhong Li ; Han-Hong Jiang ; Wen-Hao He “A High-Speed Viterbi Decoder” Natural Computation, 2008. ICNC '08. Fourth International Conference on (Volume: 7), pp- 313 – 316, 18-20 Oct. 2008.
- [8] Chin-Liang Wang ; Yu-Tai Chang “Efficient VLSI architectures for fast computation of the discrete Fourier transform and its inverse” Browse Journals & Magazines, Volume:48 Issue:11,pp 203-206, March 2012.
- [9] Chen Huang et. al.,“Transmuting coprocessors: Dynamic loading of FPGA coprocessors” page 3-4 July 2001.
- [10] Vuletic, M. Sch. of Comput.et.al“Virtual memory window for application-specific reconfigurable coprocessors” Page 910 - 915 Dec 2006.
- [11] Kumar,A. Raman, A. et.al, “Small area reconfigurable FFT design by Vedic Mathematics” Page 836 – 838,june 2010.

- [12] Sung D. Kim, Sug H. Jeong, Myung H. Sunwoo, and Kyung H. Kim, "NOVEL BIT MANIPULATION UNIT FOR COMMUNICATION DIGITAL SIGNAL PROCESSORS," in Proc. Int. Symp. On Circuits and Systems, Vancouver, Canada, May 2004.
- [13] Jae S. Lee, Young S. Jeon, and Myung H. Sunwoo, "Design of new DSP instructions and their hardware architecture for high-speed FFT," in Proc. IEEE Workshop on Signal Processing Syst., pp. 80-90, Sept. 2001.
- [14] J. Glossner, J. Moreno, M. Moudgill, J. Derby, E. Hokenek, D. Meltzer, U. Shavadron, and M. Ware, "Trends in compilable DSP architecture," in Proc. IEEE Workshop on Signal Processing Syst., pp. 181-199, 2000.
- [15] Hongjiang He et.al "FPGA BASED HIGH LEVEL AND HIGH PERFORMANCE FFT PROCESSOR USING RADIX -2 PIPELINED" Vol 2, No 2 ,PP 203-209, Sep (2013).
- [16] Oike, Y. et.al "A variable delay line PLL for CPU-coprocessor synchronization" Solid-State Circuits, IEEE Journal of (Volume:23 , Issue: 5),pp 1218 – 1223, Oct 1988.
- [17] D-K. Jeong , G. Borriello , D. Hodges and R. Katz "Design of PLL-based clock generation circuits", IEEE J Solid-State Circuits, vol. SC-22, no. 2, pp.255 -261, Sep 1987.
- [18] Takashi Miyamori, Hui Xu, "Architecture and Evaluation of Low Power Many-Core SoC with Two 32-Core Clusters" IEICE Transactions 97-C(4),pp 360-368, Feb 2014.
- [19] R.V.Kshirsagar and S. Sharma." DIFFERENCE BASED PARTIAL RECONFIGURATION" International Journal of Advances in Engineering & Technology, Vol. 1, Issue 2,pp.194-197, May 2011.
- [20] Vincent Talbot & Ilham Benyahia" Complex Application Architecture Dynamic Reconfiguration Based on Multi-criteria Decision Making" International Journal of Software Engineering & Applications (IJSEA), Vol.1, No.4,pp 19-23, October 2010.
- [21] Arancha Casal*^a , Mark Yim" Self-Reconfiguration Planning for a Class of Modular Robots" Xerox Palo Alto Research Ctr. and Stanford Univ. (USA),pp 233–235, August 26, 1999.
- [22] Alan Turing "Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation" Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, Pages 459-470, Sep 2008.
- [23] R. Hartenstein "Coarse grain reconfigurable architecture (embedded tutorial)" Pages 564-570, Jan-2001.

- [24] D. Lewis and D. Cherepacha "A Datapath Oriented Architecture for FPGAs" Proc. FPGA'94, Monterey, CA, pp-34-56, USA, February 1994.
- [25] R. Hartenstein, R. Kress: A Datapath Synthesis System for the Reconfigurable Data-path Architecture; ASP-DAC'95, Chiba, Japan, pp 59-78 Aug. 29 - Sept. 1, 1995.
- [26] A. Marshall et al.: A Reconfigurable Arithmetic Array for Multimedia Applications; Proc. ACM/SIGDAFPGA'99, Monterey, pp 23-36 Feb. 21-23, 1999.
- [27] Yanfeng Gong ; Mississippi State Univ., Starkville, MS "Integrated Protection System Design for Shipboard Power System" Industry Applications, IEEE Transactions on (Volume:44 , Issue: 6), pp.1930 – 1936.
- [28] F. Y. Kuo and C. W. Ku, "Software radio based reconfigurable correlator/FIR filter for CDMA/TDMA receiver," in Proc. Int. Symp. On Circuits and Systems, Geneva, Switzerland, vol. 1, pp. 112-115, May 2000.
- [29] Wen Jian Ong ; Jin Hui Chong ; Chee Kyun Ng ; Noordin, N.K." Implementation of convolutional encoder and Viterbi decoder using VHDL" Research and Development (SCOReD), 2009 IEEE Student Conference on 16-18, pp 22 – 25, Nov. 2009.
- [30] Y. Sun and Z. Ding, "FPGA Design and Implementation of a Convolutional Encoder and a Viterbi Decoder Based on 802.11a for OFDM," Wireless Engineering and Technology, Vol.3 No. 3, pp. 125-131, AUG 2012.
- [31] A. J. Viterbi, "Error Bounds for Convolutional Coding and an Asymptotically Optimum Decoding Algorithm," IEEE Transactions on Information Theory, Vol. IT-13, No. 2, pp. 260-269, OCT-1967.
- [32] P. J. Black and T. H. Meng, "Hybrid Survivor Path Architectures for Viterbi Decoders," IEEE ICASSP92, Vol. 1, pp. 433-436, Feb 1993.
- [33] Yunghsiang S. Han "Introduction to Binary Convolutional Codes" Graduate Institute of Communication Engineering, National Taipei University Taiwan. IEEE CCPE Vol2, pp. 233-234, June 2012.
- [34] F. Daneshgaran, M. Laddomada, and M. Mondin, 'Interleaver design for serially concatenated convolutional codes: theory and application,' IEEE Transactions on Information Theory, vol. 50, no. 6, pp. 1177-1188, 2004
- [35] V. D. Nguyen, and H. P. Kuchenbecker, 'Block interleaving for soft decision Viterbi decoding in OFDM systems,' IEEE VTS 54th Vehicular Technology Conference, U.S.A, pp. 470, 2001.

- [36] H. R. Sadjadpour, N. J. A. Sloane, M. Salehi, and G. Nebe, 'Interleaver design for turbo codes' IEEE Journal on Selected Areas in Communications, vol. 19, no 5, pp. 831-837, 2014.
- [37] J. B. Kim, Y. J. Lim, and M. H. Lee, 'A Low Complexity FEC Design for DAB,' IEEE ISCAS, Sydney, Australia, pp. 522-525, 2001.
- [38] S. A. Hanna, 'Convolutional interleaving for digital radio communications', Second IEEE International Conference on Personal Communications: Gateway to the 21st Century, vol.: 1, pp. 443-447, 1993.
- [39] Xilinx, 'Spartan-3 FPGA Family: Complete Data Sheet,' 2007, available at www.xilinx.com.
- [40] G. D. Forney, 'Burst-Correcting Codes for the Classic Bursty Channel,' IEEE Transaction on Communication Technology, vol. COM-19, pp. 772-781, 1971.
- [41] Altera, 'Cyclone III Device Handbook, vol. 1,' 2007 available at www.altera.com.
- [42] D. Perry, VHDL: Programming by Example, 3rd Edition, Tata McGraw Hill, New Delhi, 2001.
- [43] Devanshi S. Desai and Dr. Nagendra P. Gajjar, "Low Bitrate Modulator Using FPGA" International journal of Electronics and Communication Engineering & Technology (IJECE), Volume 5, Issue 4, 2014, pp. 89 - 94, ISSN Print: 0976- 6464, ISSN Online: 0976-6472.
- [44] Ms.Kshitija S. Patil ,Prof. G.D.Salunke and Mrs.Bhavana L. Mahajan, "FPGA Implemented Multichannel HDLC Transceiver" International journal of Electronics and Communication Engineering & Technology (IJECE), Volume 3, Issue 3, 2012, pp. 170 - 176, ISSN Print:0976- 6464, ISSN Online: 0976 -6472.
- [45] Sang wu kim. "Frequency-Hpped spread spectrum random access with retransmission cut off & code rate adjustment." pp 1-2 Feb 1992.
- [46] M. I. Youssef, A. E. Emam, and M. Abd Elghany "Direct Sequence Spread Spectrum Technique with Residue Number System" pp 2 Sep 2009.
- [47] Cheng-Xiang Wang ; Haider, F. ; Xiqi Gao ; Xiao-Hu You "Cellular architecture and key technologies for 5G wireless communication networks" EEE Communications Magazine covers all areas of communications such as lightwave telecommunications, high-speed data communications, personal communications systems , Volume:52 , issue 2, February 2014.

- [48] Kansas Univ., Lawrence, KS, USA Minden, G.J. Evans, J.B.” A parallel SONET scrambler/descrambler architecture” Circuits and Systems, 1993., ISCAS '93, 1993 IEEE International Symposium, vol.3, pp 2011 – 2014, 3-6 May 1993.
- [49] Y. K. Lo , L. P. Mai , T. C. Poon and A. J-H. Lee "Two 156 Mbit/sec CMOS chip for SDH/SONET 2.5 Gbit/sec European Transmission Systems", IEEE Custom Integrated Circuits Conference, pp.14.6.1 -14.6.4 2011.
- [50] T. J. Robe and K. A. Walsh "A SONET STS-3c User Network Interface IC", IEEE Custom Integrated Circuits Conference, pp.3.2.1 -3.2.4 2012.
- [51] B. Macq and J. Quisquater "Cryptology for digital TV broadcasting", In Proc. Of the IEEE, vol. 83, no. 6, pp.944 -957 1995.
- [52] D.Gall”MPEG: A Video Compression Standard for Multimedia Applications", Communications of the ACM, vol. 34, no. 4, 2013.
- [53] C. Shi and B. Bhargava "Light-weight MPEG Video Encryption Algorithm", Proceedings of the International Multimedia Conference on Multimedia,(Multimedia98, Shaping The Future), pp.55 -61 2001.
- [54] Naina K.Randive¹, Professor G. P. Borkhade²” A review on implementation of data scrambler & descrambler system using VHDL” International Journal of Advanced Research in Computer and Communication Engineering Vol. 3, Issue 12, December 2014.
- [55] L.Tang ”Methods for Encrypting and Decrypting MPEG Video Data Efficiently", Proceedings of the ACM Multimedia96, pp.219 -229 1996.
- [56] W. Zeng and S. Lei ”Efficient Frequency Domain Digital Video Scrambling for Content Access Control", Proceedings of the conference on ACM multimedia, vol. 99, 1999.
- [57] D. Noguet, G. Masera, V. Ramakrishnan, M. Belleville, D. Morche, G. Asheid, "Considering microelectronic trends in advanced wireless system design" Advances in Electronics and Telecommunications Journal, April 2010.
- [58] C. Moy, J. Palicot, V. Rodriguez, D. Giri, "Optimal Determination of Common Operators for Multi-Standard Software-Defined Radio", 4th Karlsruhe Workshop on Software Radios, March 2006.
- [59] Naoues, M.; Noguet, D.; Louet, Y.; Grati, K.; Ghazel, A. "An Efficient Flexible Common Operator for FFT and Viterbi Algorithms", Vehicular Technology Conference (VTC Spring), page(s): 1 – 5, 2011.

- [60] GUOAN BI and E. V. JONES "A Pipelined FFT Processor for Word-Sequential Data"
IEEE transactions on Acoustics. Speech, Signal Processing, vol. 37pp. 1982-1985,Dec
2013.