References


73. Yogi, N., Agrawal, V. D. BIST/Test-Decompressor Design using Combinational

Center for Reliable Computing, Computer Systems Laboratory, Depts. of Electrical


76. Po-Chang Tsai, Sying-Jyan Wang, Ching-Hung Lin, Tung-Hua Yeh. Test Data
Compression for Minimum Test Application Time. Journal Of Information Science
And Engineering 2007.

77. C. V. Krishna, N. A. Touba. Reducing test data volume using LFSR reseeding

78. R. Guo et al. Evaluation of test metrics: stuck-at, bridge coverage estimate and
gate exhaustive. VLSI Test Symposium 2006.

79. M. Abramovici et al. A reconfigurable design-for-debug infrastructure for SoCs.

80. P. T. Gonciari, B. Al-Hashimi, N. Nicolici. Improving compression ratio, area
overhead, and test application time for system-on-a-chip test data

81. A. Jas, N. Touba. Test vector decompression using cyclical scan chains and its
application to testing core based design. *International Test Conference 1998*.

82. S. K. Devanathan, M. L. Bushnell. Test Pattern Generation Using Modulation by
Haar Wavelets and Correlation for Sequential BIST. 20th International Conf. on

83. Y. Zorian, Y. Zorian, S. Dey, M. Rodgers. Test of future system-on-chips.

84. Vohra, H., Singh, A. Optimal Selective Count Compatible Runlength Encoding


92. Gopal, P. R., Saravanan, S. Low power estimation on test compression technique for SoC based design. *Indian Journal of Science and Technology* 2015.


