REFERENCES


35. Li, Y, Yue, S, Zhao, Y & Liang, G 2007, 'Low Power Dissipation SEU-Hardened CMOS Latch', in Piers online, 3(7), pp.1080-1084.


39. Mukherjee, D, Mondal, HK & Reddy, B 2010, 'Static noise margin analysis of SRAM cell for high speed application'.


45. Oldham, TR, Suhail, M, Kuhn, P, Prinz, E, Kim, HS & LaBel, K 2005, 'Effects of heavy ion exposure on nanocrystal nonvolatile memory', IEEE transactions on nuclear science, vol. 52, no. 6, pp. 2366-2371.


