Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/191867
Title: High performance low power cmos vlsi system design
Researcher: Madhavi B K
Guide(s): Subba rao T
Keywords: 
University: Jawaharlal Nehru Technological University, Hyderabad
Completed Date: 
Abstract: newline
Pagination: 
URI: http://hdl.handle.net/10603/191867
Appears in Departments:Department of Electronics and Communication Engineering

Files in This Item:
File Description SizeFormat 
01_title.pdfAttached File29.95 kBAdobe PDFView/Open
02_certificate.pdf23.34 kBAdobe PDFView/Open
03_declaration.pdf18.52 kBAdobe PDFView/Open
04_acknowledgement.pdf55.28 kBAdobe PDFView/Open
05_abstract.pdf145.73 kBAdobe PDFView/Open
06_contents.pdf234.1 kBAdobe PDFView/Open
07_chapter_01.pdf487 kBAdobe PDFView/Open
08_chapter_02.pdf674.78 kBAdobe PDFView/Open
09_chapter_03.pdf274.73 kBAdobe PDFView/Open
10_chapter_04.pdf259.57 kBAdobe PDFView/Open
11_chapter_05.pdf272.17 kBAdobe PDFView/Open
12_chapter_06.pdf185.35 kBAdobe PDFView/Open
13_chapter_07.pdf216.85 kBAdobe PDFView/Open
14_chapter_08.pdf322.68 kBAdobe PDFView/Open
15_chapter_09.pdf184.52 kBAdobe PDFView/Open
16_chapter_10.pdf177.46 kBAdobe PDFView/Open
17_appendix.pdf2.35 MBAdobe PDFView/Open


Items in Shodhganga are protected by copyright, with all rights reserved, unless otherwise indicated.