Please use this identifier to cite or link to this item: http://hdl.handle.net/10603/114153
Title: HIGH SPEED LOW POWER DESIGN STRATEGIES WITH ANALYSIS FOR VLSI BASED MULTIPLIERS
Researcher: P. VENKATESWARA RAO
Guide(s): Dr. S. RAVI
Keywords: 
University: Dr. M.G.R. Educational and Research Institute
Completed Date: 14.10.2010
Abstract: newline
Pagination: 
URI: http://hdl.handle.net/10603/114153
Appears in Departments:Department of Electronics and Communication Engineering

Files in This Item:
File Description SizeFormat 
thesis.pdfAttached File4.63 MBAdobe PDFView/Open


Items in Shodhganga are protected by copyright, with all rights reserved, unless otherwise indicated.