

# List of Figures

Figure 2.5.1	Architecture of Memory Controller .....	41
Figure 2.6.1	Memory Organization .....	44
Figure 2.6.2	Pages and Heap .....	45
Figure 2.6.3	Heap's Chunks Structures and position of Meta_Data .....	47
Figure 2.7.1	Pseudo code: Looking for suitable Memory Chunks.....	50
Figure 2.7.2	Pseudo code: Augmentation of the heap.....	51
Figure 2.7.3	Cutting blocks to fit the requirement .....	52
Figure 2.7.4	Pseudo code: Split Large size block.....	53
Figure 2.8.1	Pseudo code: calloc ().....	56
Figure 2.8.2	Pseudo code: Copy data from block to block	59
Figure 2.10.1	Proposed position of custom logic and Block Diagram with Configurable processor architecture including Custom Logic .....	69
Figure 2.10.2	Proposed Block Diagram with Configurable processor architecture together with proposed custom instruction.....	72
Figure 3.2.1	Accelerator for Embedded Systems .....	76
Figure 3.2.2	Growing FPGA-based design starts vs. declining ASIC Design starts .....	77
Figure 3.2.3	Accelerator for Embedded Systems .....	77
Figure 3.2.4	OptimoDE, Tensilica, Lx and CLAW Design Flow .....	82
Figure 3.2.5	Steps for adding new Application into OptimoDE, Tensilica, Lx and CLAW .....	83
Figure 3.3.1	Hierarchy of software component that use out of TIE Compiler .....	85

Figure 3.3.2	Hierarchy of software component that use out of TIE Compiler .....	92
Figure 3.4.1	TIE Design Cycle .....	93
Figure 3.4.2	TIE Overview .....	94
Figure 3.5.1	Setting up the INLINE Flag .....	97
Figure 3.5.2	Result of profiling after making INLINE flag off .....	97
Figure 3.6.3	Result of simulation for chart of benchmark Data .....	98
Figure 4.1	The absolute customization flow .....	107
Figure 4.2	The Proposed customized flow .....	110
Figure 4.3	The Step for execution .....	111
Figure 4.4	Using Modify Build Target on Processor: XtMemory_coreSV_tie .....	123
Figure 4.5	Using Modify Build Target on Processor: XtMemory_coreSV .....	124
Figure 4.6	DES speedup on XtMemory_coreSV_tie .....	126
Figure 4.7	Performance gain for several Real Time data-intensive Algorithms .....	127
Figure A.1	The Xtensa architecture consists of various configurable building blocks .....	154
Figure A.2	Flow of Tensilica's Xtensa Xplore: Design environment ....	157
Figure A.3	Workflow the Xtensa processor generator .....	158