

Contents

Chapter 1	Introductions	1
1.1	Review of literature survey	6
1.2	Survey on Soft Processor and Reconfigurable Architectures....	25
1.3	Research Motivation	27
1.4	Our Contribution.....	28
1.5	Thesis Outline	32
Chapter 2	Preface Concept of Memory Management and Design of Memory Controller	34
2.1	Introduction	34
2.2	Introduction to Memory Management	34
2.3	Memory Management in Real Time Application	36
2.4	Background of Garbage Collection.....	37
2.4.1	Garbage Collection Overview	37
2.4.2	Mark and sweep collection	37
2.4.3	Generational garbage collection	37
2.4.4	Reference counting	38
2.4.5	Summary	38
2.5	Controller assisted Memory Management	39
2.5.1	Introduction.....	39
2.5.2	History of Memory Controller	40
2.6	Projected changed for ISA and Architecture of Memory Controller	42
	Introduction	
2.6.1		42

2.6.2	Understand Process's Memory mapping and its Allocation/Reallocation with allusion to Processor.....	43
2.6.2.1	Unmapped section and No-Man's Land	44
2.6.3	Principle to Organize the Heap	45
2.7	Proposed Mechanism for Memory Management	48
2.7.1	Aligned Pointers	48
2.7.2	Procedure to find appropriate a chunk	49
2.7.3	Augmentation of the heap to fit the requirement	50
2.7.4	Cutting blocks to fit the requirement	51
2.7.5	Proposed Primary Robust Malloc	53
2.8	Proposed calloc and realloc to assist Malloc	55
2.8.1	Calloc	55
2.8.2	Realloc	57
2.9	Proposed functionality for free to assist Malloc	59
2.9.1	Issue of Fragmentation with Malloc	60
2.9.2	Ascertain the right chunk	61
2.9.3	The proposed free routine	63
2.10	Construction of Memory Processing Unit with custom Instructions.....	65
2.10.1	Hardware acceleration.....	66
2.10.2	RISC with a little CISC.....	67
2.10.3	Custom instructions and Hardware peripherals.....	68
2.10.4	Proposed Custom instructions with Configurable processor architecture.....	72
2.11	Conclusion	73
Chapter 3	Configurable Soft Core Processor and its customization for unambiguous principle	74
3.1	Introduction	74
3.2	History of Reconfigurable Soft Core	75

3.2.1	Inspiration of Application-Aware Processor Customization	80
3.3	The Instruction Set Architecture and its operational Flow.....	84
3.3.1	The Xtensa Instruction Set Architecture	84
3.3.2	Accumulation of convention Instructions with the Instruction Extension Language	87
3.4	TIE Summary	92
3.5	Test Case	94
3.5.1	Preparing Xplorer-Configurable for Test case example	95
3.6	Conclusion	104
Chapter 4	Defining and consolidation of proposed Instruction into soft core	105
4.1	Introduction	105
4.2	System Description	106
4.3	Our Tactics for implementation and simulation	108
4.4	Design Intrinsic for Memory related Function	112
4.4.1	Simulation of instruction SVALLOCMEM	113
4.5	Experimental Result	120
4.5.1	Benchmarking customized processors XtMemory_coreSV and XtMemory_coreSV_tie using Dhrystone.....	121
4.5.2	Testing XtMemory_coreSV and XtMemory_coreSV_tie with Application	124
4.6	Conclusions	128

Chapter 5	Conclusions and Future Scope	129
	References	132
	Appendix A.....	149