

## List of Figures

Figure 1.1	A Typical DSP System	1
Figure 1.2	Application of Filter	3
Figure 1.3	Classification of Integrated Filter	4
Figure 1.4	Basic Structure of Superhetrodyne Receiver	7
Figure 2.1	Digital Filtering Process	13
Figure 2.2	Sampling of Continuous Time Signal	14
Figure 2.3	A Switch Capacitor Filter Application	14
Figure 2.4	Power Level of different channel	17
Figure 2.5	Superhetrodyne Receiver	18
Figure 2.6	Direct Conversion Receiver	20
Figure 2.7	Two Different cases of Self Mixing	22
Figure 2.8	Wide Band IF Receiver	24
Figure 2.9	Digital IF Receiver	25
Figure 2.10	RC-OP amp Integrator	30
Figure 2.11	(a) Tow-Thomas Filter	34
	(b) Ackerberg-Mossberg Filter	
Figure 2.12	Sallen –Key Filter	34
Figure 2.13	Fully-Differential MOS Resistor	34
Figure 2.14	Filter Structure for MOSFET-C filter	35
Figure 2.15	Gm-C Integrator	36
Figure 2.16	OTA-C filter	37
Figure 2.17	OTA-C Biaquad Filter	38
Figure 2.18	Single Input/output OTA	39
	(a) Common Source Transconductor	
	(b) cascade Transconductor	
	(c) Folded Cascode Transconductor	
	(d) Regulated Cascode Transconductor	
	(e) Positive Transconductor	
Figure 2.19	Differential Input and Single Output	40

	(a) Simple OTA	
	(b) Balance OTA	
Figure 2.20	Differential Input/output OTA	42
Figure 2.21	Source Degeneration Linear Technique	45
Figure 2.22	Linear techniques using nonlinear-term sum cancellation	46
	(a) multiplication-sum technique	
	(b) squaring-sum technique	
Figure 2.23	A complex combined linear technique	47
Figure 2.24	(a) Simplified Class AB Amplifier	48
	(b) Level Shifter	
Figure 2.25	Symmetrical CMOS OTA	49
Figure 2.26	Telescopic CMOS OTA	50
Figure 2.27	Folded Cascode OTA	51
Figure 3.1	The Analog Design Flow	55
Figure 3.2	Cell-level manual analog circuit design.	57
Figure 3.3	Design Parameter Space	60
Figure 3.4	NMOS and PMOS Transistors	64
Figure 3.5	Small Signal Model of MOS Transistor	65
Figure 3.6	Magnitude and Phase Response of Amplifier	66
Figure 3.7	Intercept Point and Spurious Free Dynamic Range	71
Figure 3.8	Tradeoffs in Analog Amplifier Design	74
Figure 3.9	OTA and its Equivalent Circuit	77
Figure 3.10	Differential input with Single Ended and Double Ended Output	78
Figure 3.11	Cascode OTA with single ended and double ended output	79
Figure 3.12	Folded Cascode Circuits	80
Figure 3.13	Folded Cascode Topology	80
Figure 3.14	Two Stage op amp	81
Figure 3.15	Simple Two Stage op amp	81
Figure 3.16	Two Stage op amp with cascoding	82

Figure 3.17	NMOS Device Operated in Strong Inversion and Saturation	85
Figure 3.18	Transconductance Efficiency Vs $f_T$	87
Figure 3.19	Transistor “Inversion” Operating Region	87
Figure 3.20	(a) Telescopic Cascode (b) Folded Cascode	89
Figure 3.21	Equivalent Circuit of (a) Telescopic Cascode (b) Folded Cascode	89
Figure 3.22	Folded Cascode OTA	90
Figure 3.23	N-Channel Input Pair Differential Amplifier	91
Figure 3.24	(a) Small Signal Model (b) Simplified Small Signal Model using symmetry	92
Figure 3.25	Parasitic Capacitances	93
Figure 3.26	Parasitic Capacitance with Small Signal Model	93
Figure 3.27	P-Channel Differential Amplifier with Current Mirror	94
Figure 3.28	Graphical Characterization of current Mirror	95
Figure 3.29	Cascode Current Mirror and its small signal Model	96
Figure 3.30	Small Signal Model of Wilson Current Mirror	98
Figure 3.31	Improved Wilson Current Mirror	99
Figure 3.32	Designed Practical Folded Cascode OTA Schematic	101
Figure 3.33	AC Analysis of Wilson Current Mirror base Folded Cascode OTA	103
Figure 3.34	Phase Margin of Wilson Current Mirror base Folded Cascode OTA	104
Figure 3.35	I/O Swing and Offset of Wilson Current Mirror base Folded Cascode OTA	105
Figure 3.36	Slew Rate of Wilson Current Mirror base Folded Cascode OTA	106
Figure 3.37	Common Mode Gain of Wilson Current Mirror base Folded Cascode OTA	107

Figure 3.38	Input Noise Spectral Density of Wilson Current Mirror base Folded Cascode OTA	108
Figure 3.39	Output Noise Spectral Density of Wilson Current Mirror base Folded Cascode OTA	109
Figure 3.40	Differential Pair Inputs and Transient Analysis of Wilson Current Mirror base Folded Cascode OTA	110
Figure 3.41	ICMR of Wilson Current Mirror base Folded Cascode OTA	111
Figure 3.42	Layout of Wilson Current Mirror base Folded Cascode OTA	115
Figure 3.43	3-D Process of Wilson Current Mirror base Folded Cascode OTA	116
Figure 3.44	Layout of Wilson Current Mirror base Folded Cascode OTA with Bonding Pad	116
Figure 3.45	Post Layout AC Analysis of Wilson Current Mirror base Folded CascodeOTA	117
Figure 3.46	Post Layout of Phase Margin of Wilson Current Mirror base Folded Cascode OTA	118
Figure 3.47	Post Layout Input-Output Swing and offset of Wilson Current Mirror base Folded Cascode OTA	119
Figure 3.48	Post Layout Slew Rate of Wilson Mirror base Folded Cascode OTA	120
Figure 3.49	Post Layout CMRR of Wilson Current Mirror base Folded Cascode OTA	121
Figure 3.50	Post Layout Input Noise Spectral Density of Wilson Mirror base Folded Cascode OTA	122
Figure 3.51	Post Layout Output Noise Spectral Density of Wilson Mirror base Folded Cascode OTA	123
Figure 3.52	Post Layout Differential Pair Input and Transient Analysis of Wilson Current Mirror base Folded Cascode	124

	OTA	
Figure 3.53	Post Layout ICMR of of Wilson Current Mirror base Folded Cascode OTA	125
Figure 3.54	Monte Carlo AC Analysis with Change NMOS Threshold Voltage	127
Figure 3.55	Monte Carlo AC Analysis with Change PMOS Threshold Voltage	128
Figure 3.56	Monte Carlo AC Analysis with Change Both NMOS and PMOS Threshold Voltage	129
Figure 3.57	Input-Output Noise Spectral density Analysis with Change both NMOS and PMOS Threshold Voltage	130
Figure 3.58	AC Analysis with Change Oxide Thickness	131
Figure 3.59	Designed Practical Cascode Current Mirror Folded Cascode OTA Schematic	132
Figure 3.60	Pre and Post Layout of Cascode Current base Folded Cascode OTA	133
Figure 3.61	Noise in Low Pass Filter	136
Figure 3.62	Noise Source in CMOS	136
Figure 3.63	Input Referred Noise	137
Figure 3.64	1/f Corner Frequency	138
Figure 3.65	Noise in Folded Cascode OTA	139
Figure 4.1	(a) Small Signal equivalent circuit (b) Symbol of OTA	143
Figure 4.2	OTA Simulation of grounded Resistor	143
Figure 4.3	OTA Simulation of floating Resistor	144
Figure 4.4	OTA Simulation of Integrator	145
Figure 4.5	OTA Simulation of Lossy Integrator	145
Figure 4.6	OTA Simulation of Amplifier	146
Figure 4.7	OTA Simulation of Weighted Summer	147
Figure 4.8	OTA Simulation of grounded inductance	148
Figure 4.9	OTA Simulation of floating inductance	148

Figure 4.10	Schematic representation of filter system	149
Figure 4.11	Cascaded realization of nth-order transfer functions	153
Figure 4.12	Leapfrog Topology	154
Figure 4.13	Summed-feedback topology	155
Figure 4.14	Follow-the-leader feedback (FLF) topology	155
Figure 4.15	LC Ladder Methodology	157
Figure 4.16	Basic Down conversion Receiver	162
Figure 4.17	(a) Tuning using Switched Capacitance (b) Tuning using Switching OTA	164
Figure 4.18	First Order Single-Ended Gm-C Filter	165
Figure 4.19	Second Order Single-Ended Gm-C Filter	168
Figure 4.20	Gm-C Second Order Filter Implementation with adjustable Q	172
Figure 4.21	Designed Practical Cascode Current Mirror OTA (CCM-OTA)	178
Figure 4.22	General Second Order Biquad Filter Implementation	180
Figure 4.23	(a) General Biquad reduces to 4 OTAs (b) General Biquad reduces to 3 OTAs (c) General Biquad reduces to 2 OTAs	182-183
Figure 4.24	Schematic and Circuit of 2 <sup>nd</sup> order Biquad Filter using 2 OTAs	184
Figure 4.25	70MHz IF Second order CMOS Gm-C Low Pass Filter Response	186
Figure 4.26	70MHz IF Second order CMOS Gm-C High Pass Filter Response	187
Figure 4.27	70MHz IF Second order CMOS Gm-C Band Pass Filter Response	188
Figure 4.28	70MHz IF Second order CMOS Gm-C Band Stop Filter Response	189
Figure 4.29	Layout of GSM 70MHz IF Biquad Second order CMOS Gm-C Filter	190

Figure 4.30	70MHz IF Second order CMOS Gm-C Low Pass Filter Post Layout Response	191
Figure 4.31	70MHz IF Second order CMOS Gm-C High Pass Filter Post Layout Response	192
Figure 4.32	70MHz IF Second order CMOS Gm-C Band Pass Filter Post Layout Response	193
Figure 4.33	70MHz IF Second order CMOS Gm-C Band Stop Filter Post Layout Response	194
Figure 4.34	Monte Carlo Simulation of 70MHz IF Second order CMOS Gm-C Low Pass Filter with NMOS Threshold Voltage	195
Figure 4.35	70MHz IF Second order CMOS Gm-C Band Pass Filter Response@24.3 <sup>0</sup> C	196
Figure 4.36	70MHz IF Second order CMOS Gm-C Band Pass Filter Response@27 <sup>0</sup> C	197
Figure 4.37	70MHz IF Second order CMOS Gm-C Band Pass Filter Response@29 <sup>0</sup> C	198
Figure 4.38	70MHz IF Second order CMOS Gm-C Band Pass Filter Response at (a)1.62V Supply and (b) 1.98V	200
Figure 4.39	10.6MHz IF Second order CMOS Gm-C Low Pass Filter Response	201
Figure 4.40	10.6MHz IF Second order CMOS Gm-C High Pass Filter Response	202
Figure 4.41	10.6MHz IF Second order CMOS Gm-C Band Pass Filter Response	203
Figure 4.42	10.6MHz IF Second order CMOS Gm-C Band Stop Filter Response	204
Figure 4.43	Layout of FM 10.6MHz IF Biquad Second order CMOS Gm-C Filter	205
Figure 4.44	10.6MHz IF Second order CMOS Gm-C Low Pass Filter Post Layout Response	206

Figure 4.45	10.6MHz IF Second order CMOS Gm-C High Pass Filter Post Layout Response	207
Figure 4.46	10.6MHz IF Second order CMOS Gm-C Band Pass Filter Post Layout Response	208
Figure 4.47	10.6MHz IF Second order CMOS Gm-C Band Stop Filter Post Layout Response	209
Figure 4.48	Monte Carlo Simulation of 10.6MHz IF Second order CMOS Gm-C Low Pass Filter with NMOS Threshold Voltage	210
Figure 4.49	10.6MHz IF Second order CMOS Gm-C Band Pass Filter Response@24.3 <sup>0</sup> C	211
Figure 4.50	10.6MHz IF Second order CMOS Gm-C Band Pass Filter Response@27 <sup>0</sup> C	212
Figure 4.51	10.6MHz IF Second order CMOS Gm-C Band Pass Filter Response@29 <sup>0</sup> C	213
Figure 4.52	10.6MHz IF Second order CMOS Gm-C Band Pass Filter Response at (a)1.62V Supply and (b) 1.98V	215
Figure 4.53	Basic Smith Chart	217
Figure 4.54	Transmission $S_{21}$ for 70MHz GSM IF	218
Figure 4.55	Transmission $S_{21}$ and Return $S_{11}$ for 70MHz GSM IF	219
Figure 4.56	Transmission $S_{21}$ and Angle of Transmission for 70MHz GSM IF	220
Figure 4.57	Smith Chart $S_{11}$ for 70MHz GSM IF	221
Figure 4.58	Smith Polar Plot $S_{21}$ for 70MHz GSM IF	222
Figure 4.59	Transmission $S_{21}$ for 10.6MHz GSM IF	223
Figure 4.60	Transmission $S_{21}$ and Return $S_{11}$ for 10.6MHz GSM IF	224
Figure 4.61	Transmission $S_{21}$ and Angle of Transmission for 10.6MHz GSM IF	225
Figure 4.62	Smith Chart $S_{11}$ for 10.6MHz GSM IF	226



Figure 4.63	Smith Polar Plot $S_{21}$ for 10.6MHz GSM IF	227
Figure 4.64	(a) Master-slave frequency tuning scheme based on a VCF	229
	(b) Master-slave frequency tuning scheme based on a VCO	
Figure 4.65	Automatic Tuning Circuit(a)without Gm stage circuit	232
	(b) With Gm Stage circuit	
Figure 4.66	(a) I-Case Waveform at Node 1 in Automatic Switching Circuit	233-234
	(b) I-Case Waveform at Node 2 in Automatic Switching Circuit	
	(c) I-Case Waveform at Node 4 in Automatic Switching Circuit	
	(d) I-Case Waveform at Node 6 in Automatic Switching Circuit	
Figure 4.67	(a) II-Case Waveform at Node 1 in Automatic Switching Circuit	235-237
	(b) II-Case Waveform at Node 2 in Automatic Switching Circuit	
	(c) II-Case Waveform at Node 4 in Automatic Switching Circuit	
	(d) II-Case Waveform at Node 6 in Automatic Switching Circuit	
Figure 4.68	Comparator Layout	238
Figure 4.69	Analog Switch Layout	238