

References

- [1] K.W.H. Ng, V.S.L. Cheung, and H. Luong, “A 3-V 44-MHz switched-capacitor bandpass filter for digital video application,” in Proc. of the IEEE International Symposium on Circuits and Systems, Arizona, May 2002, pp. IV.627-IV.630.
- [2] S. Kiriaki, T. Lakshmi Viswanathan, G. Feygin, B. Staszewski, R. Person, B. Krenik, M. de Wit, and K. Nagaraj, “A 160-MHz analog equalizer for magnetic disk read channels,” IEEE J. Solid-State Circuits, vol. 32, no. 11, pp. 1839-1850, November 1997.
- [3] K. Yido, H. Hyungki, C. Yongsik, L. Jeongwoo, P. Joonbae, L. Kyeongho Lee, J. Deog-Kyo, and K. Wonchan, “A fully integrated CMOS frequency synthesizer with charge-averaging charge pump and dual-path loop filter for PCS- and cellular- CDMA wireless systems,” IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 536-542, May 2002.
- [4] G. Chunbing, L. Chi-Wa; C. Yu-Wing, I. Hsu, T. Kan, D. Leung, A. Chan, and H.C. Luong, “A fully integrated 900-MHz CMOS wireless receiver with on-chip RF and IF filters and 79-dB image rejection,” IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1084-1089, August 2002.
- [5] P. Sirinamaratana and N. Wongkomet: “A 0.7- \square m CMOS anti-aliasing filter for non-oversampled video signal applications”, Proc IEEE ISCAS, Thailand, May 2003.
- [6] H. Khorramabadi, M. Tarsia, and N. Woo, “Baseband filters for IS-95 CDMA receiver applications featuring digital automatic frequency tuning,” in Proc. IEEE ISSCC Conf., pp. 172–173, San Francisco, CA, Feb. 1996.
- [7] J. H. Hwang, M. Y. Lee, C. Y. Jeong, and C. Yoo, “Active-RC channel selection filter tunable from 6kHz to 18MHz for software-defined radio,” Proc. IEEE ISCAS, pp. 4803-4806, May 2005.
- [8] S. D'amico, V. Giannini, and A. Baschirotto, “A 4th-order active-Gm-RC reconfigurable (UMTS/WLAN) filter,” IEEE J. Solid-State Circuits, Vol. 41, No. 7 pp. 1630–1637, July 2006.
- [9] A. Yoshizawa, and Y. P. Tsividis, “Anti-blocker design techniques for MOSFET-C filters for direct conversion receivers,” IEEE J. Solid-State Circuits, Vol. 37, No. 3 pp. 357–364, March 2002.

- [10] M. I. Younus, A. Savla, A. Ravindran and M. Ismail, “A reconfigurable baseband chain for 3G wireless receivers,” Y. Sun, Edited: Wireless communication circuits and systems, IEE, London, UK, 2004.
- [11] T. Hollman, S. Lindfors, M. Lansirinne, J. Jussila, and K.A.I. Halonen, “A 2.7-V CMOS dual-mode baseband filter for PDC and WCDMA,” IEEE J. Solid-State Circuits, Vol. 36, pp. 1148–1153, July 2001.
- [12] J. Ryyynanen, K. Kivekas, J. Jussila, A. Parssinen, and K. Halonen, “A single-chip multimode receiver for GSM900, DCS1800, PCS1900, and WCDMA,” IEEE J. Solid-State Circuits, Vol. 38, pp. 594–602, Apr. 2003.
- [13] S. D’amico, V. giannini and A. Baschirotto, “A Low-Power Reconfigurable Analogue Filter for UMTS/WLAN Receivers,” Analogue Integrated Circuit and Signal Proc., Vol. 46, pp. 65-72, 2006.
- [14] Y. Sun and C. Hill, “Low-power fully differential CMOS filter for video frequencies,” IEEE Trans. Circuits and Systems –II, Vol. 48, No.12, pp.1144-1148, 2001.
- [15] S. D’Amico, V. Giannini, and A. Baschirotto, “A 1.2 V –21 dBm OIP3 4th Order Active-gm-RC reconfigurable (UMTS/WLAN) Filter with On-chip Tuning with an automatic tool,” Proc. IEEE ESSCIRC 2005, pp. 315–318, Sep. 2005.
- [16] H. Khorramabadi, M. Tarsia, and N. Woo, “Baseband filters for IS-95 CDMA receiver applications featuring digital automatic frequency tuning,” in Proc. IEEE ISSCC Conf., pp. 172–173, San Francisco, CA, Feb. 1996.
- [17] T. Deliyannis, Y. Sun, and J. K. Fidler: Continuous-time active filter design, CRC press, Florida, USA, 1999.
- [18] Y. Sun, Ed.: Design of high frequency integrated analogue filters, IEE, London, UK, 2002.
- [19] Y. Sun, Ed.: Wireless communication circuits and systems, IEE, London, UK, 2004.
- [20] Y. Sun, Guest Editor: Special issue on high-frequency integrated analogue filters, IEE Proc. Circuits Devices Syst., Vol. 147, No. 1, February 2000.
- [21] B. Pankiewicz, M. Wojcikowski, S. Szczepanski, and Y. Sun, “A field programmable analogue array for CMOS continuous-time Gm-C filter applications,” IEEE J. Solid-State Circuits, Vol. 37, No. 2, pp. 125-136, February, 2002.

- [22] S. Lindfors, J. Jussila, K. Halonen, L. Siren, "A 3V continuous-time filter with on chip tuning for IS-95," IEEE J. Solid-State Circuits, Vol. 34, No. 8, pp.1150-1154, August, 1999.
- [23] J. Rogin, I. Kouchev, and Q. Huang, "A 1.5 V 45 mW direct conversion WCDMA receiver IC in 0.13 um CMOS," in Proc. IEEE ISSCC, Feb. 2003.
- [24] M. Hassan, Y. Sun, and Y. Zhu, "Second-order Gm-C filters using a single OTA," Proc. IEEE ECCTD, August, 2005.
- [25] B. Guthrie, T. Sayers, A. Spencer, and J. Hughes, "A CMOS gyrator low-IF Filter for a dual-mode Bluetooth/ZigBee receiver," IEEE J. Solid-State Circuits, Vol. 40, pp. 1872–1879, Sep. 2005.
- [26] C-H. Heng, M. Gupta, S-H. Lee, D. Kang, and B-S. Song, "A CMOS TV Tuner/Demodulator IC with Digital Image Rejection," IEEE J. Solid-State Circuits, Vol. 40, pp. 2536–46, Dec. 2005.
- [27] G. Faria, J. A. Heniksson, E. Stare, P. Talmola, "DVB-H: Digital Broadcast Services to Handheld Devices," Proc. IEEE, Vol. 94, No. 1, pp. 198–209, Jan. 2006.
- [28] A. J. Lewinski, and J. Silva-Martinez, "A 30MHz fifth-order elliptic low-pass CMOS filter with 65-dB spurious-free dynamic range," IEEE Trans. Circ. Syst. I: regular paper, Vol. 54, No. 3, March 2007.
- [29] V. Saari, etc., "A 1.2V 240MHz CMOS continuous-time low-pass filter for a UWB radio receiver," ISSCC Digest of Technical Papers, pp. 589–591, Feb. 2007.
- [30] H. Elwan, H. Al-Zaher, and M. Ismail. "A new generation of global wireless compatibility". IEEE Circuits and Devices Magazine, 17(1):7–19, January 2001.
- [31] Y. Tsividis. "Continuous-Time Filters in Telecommunications Chips". IEEE Communications Magazine, pages 132–137, April 2001.
- [32] L. E. Aguado, K. K. Wong, and T. O'Farrell. "Coexistence Issues For 2.4 GHz OFDM WLANS". In IEE 3G Mobile Communication Technologies, pages 400–404, London, United Kingdom, May 2002.
- [33] I.R. Khan, M. Okuda and R. Ohba, "New designs of frequency selective FIR digital filters", Proc. Int. Symp. Circuits Syst. (ISCAS), Bangkok, Thailand, vol. 4, pp. 25-28, May 2003.

- [34] E. Sánchez-Sinencio and J. Silva-Martinez, The Circuits and Filters Handbook: 2nd Edition: Switched Capacitor Filters, Boca Raton, FL: CRC Press, 1995.
- [35] E. Sánchez-Sinencio, J. Silva-Martinez, and R.L. Geiger, “Biquadratic SC filters with small GB effects,” IEEE Trans. Circuits and Systems, vol. 31, no. 10, pp. 876-884, Oct. 1984.
- [36] F. Taylor, “Block floating-point distributed filters”, IEEE Trans. Circuits and Systems, vol. 31, no. 3, pp. 300-304, Mar. 1984.
- [37] M.J. Schindler and Y. Tajima, “A novel MMIC active filter with lumped and transversal elements”, IEEE Trans on Microwave Theory and Techniques, vol.-37, no. 12, pp. 2148-2153, Dec. 1989.
- [38] S-S Lee and C.A. Laber, “A BiCMOS continuous-time filter for video signal processing applications”, IEEE J. Solid-State Circuits, vol. 33, no. 9, pp. 1373-1382, Sept. 1998.
- [39] L. Du, M. Spurbeck and R.T. Behrens, “A linearly constrained adaptive FIR filter for hard disk drive read channels”, IEEE International Conference on Communications 1997, vol. 3, pp. 1613-1617, June 1997.
- [40] T.M. Almada and M.S. Piedade, “High performance analog and digital PLL design”, Proc. Int. Symp. Circuits Syst. (ISCAS), Orlando, FL, vol. 4, pp. 394-397, June 1999.
- [41] E. Sanchez-Sinencio, “Radio frequency wireless systems: basics and IC implementations”, Proceedings of the 5th IEEE International Caracas Conference on Devices, Circuits and Systems”, vol. 1, pp. 1-4, Nov. 2004
- [42] W.V. Subbarao, “Programmable bi-quad active filters for bio signal processing”, Proc. of the Annual International Conference on Engineering in Medicine and Biology Society”, vol. 3, pp. 1100-1101, Nov. 1988.
- [43] K. Peacock, “On the practical design of discrete velocity filters for seismic data processing”, IEEE Trans. Acoustics, Speech, and Signal Processing, vol. 30, no. 1, pp. 52-60, Feb. 1982.
- [44] S. Lindfors. CMOS Baseband Integrated Circuit Techniques For Radio Receivers. PhD thesis, Department of Electrical and Communications Engineering, Helsinki University of Technology, June 2000.
- [45] R. Schaumann, M. S. Ghausi, and K. R. Laker. Design of Analog Filters. Prentice-Hall, Englewood Cliffs, NJ, 1990.

- [46] A. Parssinen. Direct Conversion Receivers in Wide-Band Systems. Kluwer Academic Publishers, Boston, 2001.
- [47] Jarkko Jussila. Analog Baseband Circuits for WCDMA Direct Conversion Receiver. PhD thesis, Electronic Circuit Design Laboratory, Helsinki University of Technology, June 2003.
- [48] C. R. Iversen. A UTRA/FDD Receiver Architecture and LNA in CMOS Technology. PhD thesis, RF Integrated Systems and Circuits Group, Aalborg University, November 2001.
- [49] B. Razavi. RF Microelectronics. Prentice-Hall, Upper Saddle River, NJ, 1998.
- [50] S. Pavan and Y. Tsividis. High Frequency Continuous Time Filters In Digital CMOS Processes. Kluwer Academic Publishers, Boston, 2000.
- [51] J. S. Silva-Martinez, M. Steyaert, and W. Sansen. High-Performance CMOS Continuous-Time Filters. Kluwer Academic Publishers, Boston, 1993.
- [52] B. Nauta. Analog CMOS Filters For Very High Frequencies. Kluwer Academic Publishers, Boston, 1993.
- [53] Song Bae Park. Design of IC Filters. IDEC, Seoul, Korea, 1999
- [54] Thandri B. K, S. J. Silva-Martinez, and F. Maloberti. “A feedforward compensation scheme for high gain wideband amplifiers”. In IEEE International Conference on Electronics, Circuits and Systems, pages 1115–1118, Malta, February 2001.
- [55] K. Koli and K. Halonen. CMOS Current Amplifiers. Kluwer Academic Publishers, Boston, 2002.
- [56] B. K. Thandri and J. Silva-Martinez. “A Robust Feedforward Compensation Scheme for Multistage Operational Transconductance Amplifiers With No Miller Capacitors”. IEEE Journal of Solid-State Circuits, 38(2):237–243, February 2003.
- [57] P. E. Allen and D. R. Holberg. CMOS Analog Circuit Design. Oxford University Press, New York, Second edition, 2002.
- [58] J. K. Pyykonen. “A Low Distortion Wideband Active RC Filter For a Multicarrier Base Station Receiver”. In IEEE International Symposium on Circuits and Systems 2001, pages 1539–1542, Sydney, Australia, May 2001.
- [59] A. M. Durham, J. B. Hughes, and W. Redman-White. “Circuit Architectures for High Linearity Monolithic Continuous-Time Filtering”. IEEE Transactions on Circuits and Systems II, 39(9):651–657, September 1992

- [60] R. Schaumann and M. E. Valkenburg. Design of Analog Filters. Oxford University Press, New York, 2001.
- [61] Y. Tsividis. “Integrated Continuous-Time Filter Design-An Overview”. IEEE Journal of Solid-State Circuits, 29(3):166–176, March 1994.
- [62] Y. Papananos, T. Georgantas, and Y. Tsividis. “Design considerations and implementation of very low frequency continuous-time CMOS monolithic filters”. IEE Proc. Circuits Devices Syst., 144(2):68–74, April 1997.
- [63] Y. Tsividis and Y. Papananos. “Continuous-time filters using buffer with gain lower than unity”. IEE Electronics Letters, 30(8):629–630, April 1994.
- [64] D. A. Johns and K. Martin. Analog Integrated Circuit Design. John Wiley and Sons, New York, 1997.
- [65] J. S. Silva-Martinez, M. Steyaert, and W. Sansen. High-Performance CMOS Continuous-Time Filters. Kluwer Academic Publishers, Boston, 1993.
- [66] E. Sanchez-Sinencio and J. Silva-Martinez, “CMOS transconductance amplifiers, architectures and active filters: a tutorial,” IEE Proceedings - Circuits, Devices and Systems, vol. 147, no. 1, pp. 3-12, Feb. 2000.
- [67] A. J. Lopez-Martin, S. Baswa, J. Ramirez-Angulo, and R. G. Carvajal, “Low voltage super class-AB CMOS OTA cells with very high slew rate and power efficiency,” IEEE Journal of Solid-State Circuits, vol. 40, no. 5, pp. 1068-1077, May 2005.
- [68] T. Y. Lo and C. C. Hung, “A 40MHz double differential-pair CMOS OTA with -60dB IM3,” IEEE Trans. Circuits and Systems I: Fundamental Theory and Applications, to be published.
- [69] T. Lo and C. Hung, “A 1-V 50-MHz pseudodifferential OTA with compensation of the mobility reduction,” IEEE Trans. Circuits and Systems II: Express Briefs, vol. 54, no. 12, pp. 1047-1051, Dec. 2007.
- [70] L. H. C. Ferreira, T. C. Pimenta, and R. L. Moreno, “An ultra-low-voltage ultralow-power CMOS Miller OTA with rail-to-rail input/output swing,” IEEE Trans. Circuits and Systems II: Express Briefs, vol. 54, no. 10, pp. 843-847, Oct. 2007.
- [71] X. Zhang and E. I. El-Masry, “A novel CMOS OTA based on body-driven MOSFETs and its applications in OTA-C filters,” IEEE Trans. Circuits and Systems I: Regular Papers, vol. 54, no. 6, pp. 1204-1212, Jun. 2007.

- [72] T. Lin, C. Wu, and M. Tsai, "A 0.8-V 0.25-mW current-mirror OTA with 160MHz GBW in 0.18- μ m CMOS," IEEE Trans. Circuits and Systems II: Express Briefs, vol. 54, no. 2, pp. 131-135, Feb. 2007.
- [73] D. Grasso, G. Palumbo, and S. Pennisi, "Three-stage CMOS OTA for large capacitive loads with efficient frequency compensation scheme," IEEE Trans. Circuits and Systems II: Express Briefs, vol. 53, no.10, pp. 1044-1048, Oct. 2006.
- [74] F. A. P. Baruqui and A. Petraglia, "Linear tunable CMOS OTA with constant dynamic range using source-degenerated current mirrors," IEEE Trans. Circuits and Systems II: Express Briefs, vol. 53, no. 9, pp. 797-801, Sep. 2006.
- [75] W. Huang and E. Sanchez-Sinencio, "Robust highly linear high-frequency CMOS OTA with IM3 below -70 dB at 26 MHz," IEEE Trans. Circuits and Systems I:Fundamental Theory and Applications, vol. 53, no. 7, pp. 1433-1447, Jul. 2006.
- [76] A. Lewinski and J. Silva-Martinez, "OTA linearity enhancement technique for high frequency applications with IM3 below -65 dB," IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing, vol. 51, no. 10, pp. 542-548, Oct. 2004.
- [77] W. Kuhn, F. Stephenson, and A. E. Riad, "A 200 MHz CMOS Q-enhanced LC bandpass filter," IEEE Journal of Solid-State Circuits, vol. 31, no. 8, pp. 1112-1122, Aug. 1996.
- [78] W.M. Snelgrove and A. Shoval, "A balanced 0.9- \square m CMOS transconductanceC filter tunable over the VHF range," IEEE Journal of Solid-State Circuits, vol. 27,no. 3, pp. 314-323, Mar. 1992.
- [79] J. N. Burghartz, M. Hargrove, C. S. Webster, R. A. Groves, M. Keene, K. A. Jenkins, et al., "RF potential of a 0.18- \square m CMOS logic device technology," IEEE Trans. Electron Devices, vol. 47, no. 4, pp. 864-870, Apr. 2000.
- [80] Taiwan Semiconductor Manufacturing Company (TSMC) Limited (2008). TSMCPlatform Technology Portfolio [Online]. Available: http://www.tsmc.com/english/b_technology/b01_platform/b01_platform.htm.
- [81] International Business Machines Corp. (IBM) (2008). IBM Semiconductor solutions [Online]. Available: <http://www-03.ibm.com/technology/ges/semiconductor>.
- [82] T. Lo and C. Hung, "A 1-V 50-MHz pseudodifferential OTA with compensation of the mobility reduction," IEEE Trans. Circuits and Systems II: Express Briefs, vol. 54, no. 12, pp. 1047-1051, Dec. 2007.

- [83] X. Zhang and E. I. El-Masry, “A novel CMOS OTA based on body-driven MOSFETs and its applications in OTA-C filters,” IEEE Trans. Circuits and Systems I: Regular Papers, vol. 54, no. 6, pp. 1204-1212, Jun. 2007.
- [84] T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits. Cambridge, U.K.: Cambridge University Press, 1998.
- [88] D. L. Hiser and R. L. Geiger, “Impact of OTA nonlinearities on the performance of continuous-time OTA-C bandpass filters,” in IEEE International Symposium on Circuits and Systems, May 1990, vol. 2, pp. 1167-1170.
- [86] A. Lewinski and J. Silva-Martinez, “OTA linearity enhancement technique for high frequency applications with IM3 below -65 dB,” IEEE Trans. Circuits and Systems II: Express Briefs, vol. 51, no. 10, pp. 542-548, Oct. 2004.
- [87] E. Sanchez-Sinencio and A. G. Andreou, Low-voltage/Low-power Integrated Circuit and Systems. New York: IEEE Press, 1999.
- [88] G. Han and E. Sanchez-Sinencio, “CMOS transconductance multipliers: a tutorial”, IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing, vol. 45, no. 12, pp. 1550-1563, Dec.1998.
- [89] Z. Wang and W. Guggenbuhl, “A voltage-controllable linear MOS transconductor using bias offset technique,” IEEE Journal of Solid-State Circuits, vol. 25, no. 1, pp. 315-317, Feb. 1990.
- [90] S. Baswa, A. J. Lopez-Martin, J. Ramirez-Angulo, and R. G. Carvajal, “Low voltage micropower super class AB CMOS OTA,” Electronics Letters, vol. 40, no.4, pp. 216-217, Feb. 2004.
- [91] V. Peluso, P. Vancorenland, M. Steyaert, and W. Sansen, “900mV differential class AB OTA for switched OPAMP applications,” Electronics Letters, vol. 33, no.17, pp. 1455-1456, Aug. 1997.
- [92] S. Baswa, A. J. Lopez-Martin, R. G. Carvajal, and J. Ramirez-Angulo, “Low voltage power-efficient adaptive biasing for CMOS amplifiers and buffers,” Electronics Letters, vol. 40, no. 4, pp. 217-219, Feb. 2004.
- [93] J. Ramirez-Angulo, R. G. Carvajal, J. Tombs, A. Torralba and C. Nieva, “A new class AB differential input stage for implementation of low voltage high slew rate op-amps and linear transconductors,” in International Symposium on Circuits and Systems, May 2001, vol. 1, pp. 671-674.
- [94] C. Toumazou, G. Moschytz, and B. Gilbert, Trade-Offs in Analog Circuit Design, Kluwer, Dordrecht, The Netherlands, 2002.

- [95] E. Hennig, R. Sommer, and L. Charlack, "An Automated Approach for Sizing Complex Analog Circuits in a Simulation-Based Flow," Proc. Design, Automation Test Europe, Paris, France, Mar. 4-8, 2002.
- [96] A. H. Shah, S. Dugalleix, and F. Lemery, "Technology Migration of a High Performance CMOS Amplifier Using an Automated Front-to-Back Analog Design Flow," Proc. Design, Automation Test Europe, Paris, France, Mar. 4-8, 2002.
- [97] E. A. Vittoz, "Low-power low-voltage limitations and prospects in analog design," in Proc. Workshop Advances in Analog Circuit Design, Eindhoven, Mar. 1994.
- [98] J. Lemnios and K. J. Gabriel, "Low-power electronics," IEEE Design and Test of Computers, vol. 11, no. 4, pp. 8-13, Winter 1994.
- [99] E. A. Vittoz and J. Fellrath, "CMOS analog integrated circuits based on weak inversion operation," IEEE J. Solid-State Circuits, vol. SC-12, no. 3, pp. 224-231, June 1977.
- [100] P. R. Gray and R. G. Meyer, "MOS operational amplifier design-A tutorial overview," IEEE J. Solid-state Circuits, vol. SC-17, no. 6, pp. 657-665, Dec. 1982.
- [101] K. R. Laker and W. M. C. Sansen, Design of Analog Integrated Circuits and Systems.
- [102] E. A. Vittoz, "Micropower techniques," in Design of VLSZ Circuits for Telecommunications and Signal Processing, J. E. Franca and Y. P. Tsividis, Eds. Englewood Cliffs, NJ: Prentice-Hall, 1993
- [103] F. Silveira, D. Flandre, and P. G. Jespers, "A gm/Id based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA," IEEE J. Solid-State Circuits, vol. 31, pp. 1314–1319, September 1996.
- [104] Mitra, S.K. and Hurth, C.F., Eds., Miniatured and Integrated Filters, JohnWiley & Sons, New York, 1989.
- [105] Laker, K.R. and Sansen,W., Design of Analog Integrated Circuits and Systems, McGraw-Hill, New York, 1994.
- [106] Johns, D.A. and Martin, K., Analog Integrated Circuit Design, JohnWiley & Sons, New York, 1997.
- [107] Toumazou, C., Lidgey, F.J., and Haigh, D.G., Eds., Analogue IC Design: the Current-Mode Approach, Peter Peregrinus, London, 1990.

- [108] Tsividis, Y.P. and Voorman, J.O., Eds., Integrated Continuous-Time Filters: Principles, Design and Applications, IEEE Press, 1993.
- [109] Schaumann, R., Ghausi, M.S., and Laker, K.R., Design of Analog Filters: Passive, Active RC and Switched Capacitor, Prentice-Hall, NJ, 1990.
- [110] Schaumann, R., Continuous-Time Integrated Filters, in The Circuits and Filters Handbook, Chen, W.K., Ed., CRC Press, Boca Raton, FL, 1995.
- [111] Huelsman, L., Active and Passive Analog Filter Design, McGraw-Hill, New York, 1993.
- [112] Wheatley, C.F. and Wittlinger, H.A., OTA obsoletes op. amp., Proc. Nat. Electron. Conf., 152–157, 1969.
- [113] Franco, S., Use transconductance amplifiers to make programmable active filters, Electronic Design, 98–101, Sep. 1976. [11] Malvar, H.S., Electronically tunable active filters with operational transconductance amplifiers, IEEE Trans. Circuits Syst., 29(5), 333–336, 1982.
- [114] Bialko, M. and Newcomb, R.W., Generation of all finite linear circuits using the integrated DVCCS, IEEE Trans. Circuit Theory, 18, 733–736, 1971. [13] Urba's, A. and Osiowski, J., High-frequency realization of C-OTA second order active filters, Proc. IEEE Intl. Symp. Circuits Syst., 1106–1109, 1982.
- [115] Malvar, H.S., Electronically controlled active-C filters and equalizers with operational transconductance amplifiers, IEEE Trans. Circuits Syst., 31(7), 645–649, 1984.
- [116] Geiger, R.L. and Sánchez-Sinencio, E., Active filter design using operational transconductance amplifiers: a tutorial, IEEE Circuits and Devices Magazine, 20–32, Mar. 1985.
- [117] Sánchez-Sinencio, E., Geiger, R.L., and Nevarez-Lozano, H., Generation of continuous-time two integrator loop OTA filter structures, IEEE Trans. Circuits Syst., 35(8), 936–946, 1988.
- [118] Ananda Mohan, P.V., Generation of OTA-C filter structures from active RC filter structures, IEEE Trans. Circuits Syst., 37, 656–660, 1990.
- [119] Acar, C., Anday, F., and Kuntman, H., On the realization of OTA-C filters, Intl. J. Circuit Theory Applications, 21(4), 331–341, 1993.
- [120] Sun, Y. and Fidler, J.K., Novel OTA-C realizations of biquadratic transfer functions, Intl. J. Electronics, 75, 333–348, 1993.

- [121] Sun, Y. and Fidler, J.K., Resonator-based universal OTA-grounded capacitor filters, *Intl. J. Circuit Theory Applications*, 23, 261–265, 1995.
- [122] Tan, M.A. and Schaumann, R., Design of a general biquadratic filter section with only transconductance and grounded capacitors, *IEEE Trans. Circuits Syst.*, 35(4), 478–480, 1988.
- [123] Nawrocki, R. and Klein, U., New OTA-capacitor realization of a universal biquad, *Electron. Lett.*, 22(1), 50–51, 1986.
- [124] Al-Hashimi, B.M. and Fidler, J.K., Novel high-frequency continuous-time low-pass OTA based filters, *Proc. IEEE Intl. Symp. Circuits Syst.*, 1171–1172, 1990.
- [125] Al-Hashimi, B.M., Fidler, J.K., and Garner, P., High frequency active filters using OTAs, *Proc.IEE Colloquium on Electronic Filters*, 3/1–3/5, London, 1989.
- [126] Deliyannis, T., Active RC filters using an operational transconductance amplifier and an operational amplifier, *Intl. J. Circuit Theory Applications*, 8, 39–54, 1980.
- [127] Sun, Y., Jefferies, B., and Teng, J., Universal third-order OTA-C filters, *Intl. J. Electronics*, 80, 1998.
- [128] Nawrocki, R., Building set for tunable component simulation filters with operational transconductance amplifiers, *Proc. Midwest Symp. Circuits and Systems*, 227–230, 1987.
- [129] Tan, M.A. and Schaumann, R., Simulating general-parameter filters for monolithic realization with only transconductance elements and grounded capacitors, *IEEE Trans. Circuits Syst.*, 36(2), 299–307, 1989.
- [130] de Queiroz, A.C.M., Caloba, L.P., and Sánchez-Sinencio, E., Signal flow graph OTA-C integrated filters, *Proc. IEEE Intl. Symp. Circuits Syst.*, 2165–2168, 1988.
- [131] Nawrocki, R., Electronically tunable all-pole low-pass leapfrog ladder filter with operational transconductance amplifier, *Intl. J. Electronics*, 62(5), 667–672, 1987.
- [132] Sun, Y. and Fidler, J.K., Synthesis and performance analysis of a universal minimum component integrator-based IFLOTA-grounded capacitor filter, *IEE Proceedings: Circuits, Devices and Systems*, 143, 107–114, 1996.
- [133] Sun, Y. and Fidler, J.K., Structure generation and design of multiple loop feedback OTAGrounded capacitor filters, *IEEE Trans. on Circuits and Systems, Part-I: Fundamental Theory and Applications*, 44(1), 1–11, 1997.
- [134] Nawrocki, R., Electronically controlled OTA-C filter with follow-the-leader-feedback structures, *Intl. J. Circuit Theory Applications*, 16, 93–96, 1988.

- [135] Nevarez-Lozano, H., Hill, J.A., and Sánchez-Sinencio, E., Frequency limitations of continuous-time OTA-C filters, Proc. IEEE Intl. Symp. Circuits Syst., 2169–2172, 1988.
- [136] Sun, Y. and Fidler, J.K., Performance analysis of multiple loop feedback OTA-C filters, Proc. IEE 14th Saraga Colloquium on Digital and Analogue Filters and Filtering Systems, 9/1–9/7, London, 1994.
- [137] Ramírez-Angulo, J. and Sánchez-Sinencio, E., Comparison of biquadratic OTA-C filters from the tuning point of view, Proc. IEEE Midwest Symp. Circuits Syst., 510–514, 1988.
- [138] Park, C.S. and Schaumann, R., Design of a 4-MHz analog integrated CMOS transconductance-C bandpass filter, IEEE J. Solid-State Circuits, 23(4), 987–996, 1988.
- [139] Silva-Martinez, J., Steyaert, M.S.J., and Sansen, W., A 10.7-MHz 68-dB SNR CMOS continuous-time filter with on-chip automatic tuning, IEEE J. Solid-State Circuits, 27, 1843–1853, 1992.
- [140] Loh, K.H., Hiser, D.L., Adams, W.J., and Geiger, R.L., A versatile digitally controlled continuous-time filter structure with wide range and fine resolution capability, IEEE Trans. Circuits Syst., 39, 265–276, 1992.
- [141] Nedungadi, A.P. and Geiger, R.L., High-frequency voltage-controlled continuous-time lowpass filter using linearized CMOS integrators, Electron. Lett., 22, 729–731, 1986.
- [142] Gopinathan, V., Tsividis, Y.P., Tan, K.S., and Hester, R.K., Design considerations for high frequency continuous-time filters and implementation of an antialiasing filter for digital video, IEEE J. Solid-State Circuits, 25(6), 1368–1378, 1990.
- [143] Wang, Y.T. and Abidi, A.A., CMOS active filter design at very high frequencies, IEEE J. Solid-State Circuits, 25(6), 1562–1574, 1990.
- [144] Sun, Y. and Fidler, J.K., Structure generation of current-mode two integrator loop dual output-OTA grounded capacitor filters, IEEE Trans. on Circuits and Systems, Part II: Analog and Digital Signal Proc., 43(4), 1996.
- [145] Fidler, J.K., Mack, R.J., and Noakes, P.D., Active filters incorporating the voltage-to-current transactor, Microelectronics J., 8, 19–22, 1977.
- [146] Al-Hashimi, B.M. and Fidler, J.K., A novel VCT-based active filter configuration, Proc. 6th Intl. Symp. Networks, Systems and Signal Proc., Yugoslavia, Jun. 1989.

- [147] F.C. Nunes and J.E. Franca, “Continuous-time leapfrog filter with precise successive approximation tuning”, Proc. Int. Symp. Circuits Syst. (ISCAS), Chicago, IL, vol. 2, pp. 1271-1273, May 1993.
- [148] K.R. Laker, R. Schaumann and M.S. Ghausi, “Multiple-loop feedback topologies for the design of low-sensitivity active filters,” IEEE Trans. Circuits & Systems, vol. 26, pp. 1-21, Jan. 1979.
- [149] W.V. Subbarao, “Programmable bi-quad active filters for bio signal processing”, Proc. of the Annual International Conference on Engineering in Medicine and Biology Society”, vol. 3, pp. 1100-1101, Nov. 1988.
- [150] C. Acar and M.S. Ghausi “Design of high-order active filters in integrated circuits,” IEEE J. Solid-State Circuits, vol. 13, no. 2, pp. 273-276, April 1978.
- [151] K. Martin and A.S. Sedra, “Design of signal-flow graph (SFG) active filters,” IEEE Trans. Circuit & Systems, vol. 25, pp. 185-195, April 1978
- [152] M. Gambhir, V. Dhanasekaran, J. Silva-Martinez, and E. Sanchez-Sinencio, Low-power architecture and circuit techniques for high-boost wide-band Gm-C filters,” IEEE Trans. Circ. Syst.-I, Vol. 54, No. 3, pp. 458-468, March 2007.
- [153] M. Chen, J. Silva-Martinez, S. Rokhsaz, and M. Robinson, “A 2Vpp 80-200 MHz fourth-order continuous-time linear phase filter with automatic frequency tuning,” IEEE J. Solid-State Circuits, Vol.38, No.10, pp. 1745-1749, Oct 2003
- [154] X. Zhu, Y. Sun, and J. Moritz, “A 0.18 μ m CMOS 300MHz Current Mode LF Seventhorder Linear Phase Filter for Hard Disk Read Channels,” Proc.IEEE ISCAS, New Orleans, May 2007.
- [155] X. Zhu, Y. Sun, and J. Moritz, “A CMOS Fifth-Order 400MHz Current-Mode LF Linear Phase Filter for Hard Disk Read Channels,” Proc. IEEE ECCTD,Seville, August 2007.
- [156] X. Zhu, Y. Sun, and J. Moritz, “A CMOS 650 MHz Seventh-order Current-Mode 0.05° Equiripple Linear Phase Filter,” Proc. IEEE MWSCAS, Montreal, August 2007.
- [157] X. Zhu, Y. Sun, and J. Moritz, “A 0.18 μ m CMOS 9mW Current Mode FLF linear phase filter with gain boost” Proc. IEEE MWSCAS, Montreal, August 2007.
- [158] J. Rogin, I. Kouchev, and Q. Huang, “A 1.5 V 45 mW direct conversion WCDMA receiver IC in 0.13 um CMOS,” in Proc. IEEE ISSCC, Feb. 2003.

- [159] M. Hassan, Y. Sun, and Y. Zhu, “Second-order Gm-C filters using a single OTA,” Proc. IEEE ECCTD, August, 2005.
- [160] B. Guthrie, T. Sayers, A. Spencer, and J. Hughes, “A CMOS gyrator low-IF Filter for a dual-mode Bluetooth/ZigBee receiver,” IEEE J. Solid-State Circuits, Vol. 40, pp. 1872–1879, Sep. 2005.
- [161] C-H. Heng, M. Gupta, S-H. Lee, D. Kang, and B-S. Song, “A CMOS TV Tuner/Demodulator IC with Digital Image Rejection,” IEEE J. Solid-State Circuits, Vol. 40, pp. 2536–46, Dec. 2005.
- [162] G. Faria, J. A. Heniksson, E. Stare, P. Talmola, “DVB-H: Digital Broadcast Services to Handheld Devices,” Proc. IEEE, Vol. 94, No. 1, pp. 198–209, Jan. 2006.
- [163] A. J. Lewinski, and J. Silva-Martinez, “A 30MHz fifth-order elliptic low-pass CMOS filter with 65-dB spurious-free dynamic range,” IEEE Trans. Circ. Syst. I: regular paper, Vol. 54, No. 3, March 2007.
- [164] V. Saari, etc., “A 1.2V 240MHz CMOS continuous-time low-pass filter for a UWB radio receiver,” ISSCC Digest of Technical Papers, pp. 589–591, Feb. 2007.
- [165] P. Sirinamaratana and N. Wongkomet: “A 0.7- \square m CMOS anti-aliasing filter for non-oversampled video signal applications”, Proc IEEE ISCAS, Thailand, May 2003.
- [166] J. Ryynanen, K. Kivekas, J. Jussila, A. Parssinen, and K. Halonen, “A single-chip multimode receiver for GSM900, DCS1800, PCS1900, and WCDMA,” IEEE J. Solid-State Circuits, Vol. 38, pp. 594–602, Apr. 2003.
- [167] S. D'amico, V. giannini and A. Baschirotto, “A Low-Power Reconfigurable Analogue Filter for UMTS/WLAN Receivers,” Analogue Integrated Circuit and Signal Proc., Vol. 46, pp. 65-72, 2006.
- [168] Y. Sun and C. Hill, “Low-power fully differential CMOS filter for video frequencies,” IEEE Trans. Circuits and Systems –II, Vol. 48, No.12, pp.1144-1148, 2001.
- [169] S. D'Amico, V. Giannini, and A. Baschirotto, “A 1.2 V –21 dBm OIP3 4th Order Active-gm-RC reconfigurable (UMTS/WLAN) Filter with On-chip Tuning with an automatic tool,” Proc. IEEE ESSCIRC 2005, pp. 315–318, Sep.2005.
- [170] T. Deliyannis, Y. Sun, and J. K. Fidler: Continuous-time active filter design, CRC press, Florida, USA, 1999.

- [171] Y. Sun, Ed.: Design of high frequency integrated analogue filters, IEE, London, UK, 2002.
- [172] Y. Sun, Ed.: Wireless communication circuits and systems, IEE, London, UK, 2004.
- [173] Y. Sun, Guest Editor: Special issue on high-frequency integrated analogue filters, IEE Proc. Circuits Devices Syst., Vol. 147, No. 1, February 2000.
- [174] G. A. De Veirman and R. G. Yamasaki: “Design of a Bipolar 10-MHz programmable continuous-time 0.05° equiripple linear phase filter”, IEEE J. Solid-State Circuits, Vol. 27, No. 3, pp. 324-331, March 1992.
- [175] N. Rao, V. Balan, and R. Contreras: “A 3V 10-100MHz continuous-time seventh-order 0.05° equiripple linear-phase filter”, IEEE J. Solid-State Circuits, Vol. 34, No. 11, pp. 1676-1682, Nov. 1999.
- [176] C. A. Laber and P. R. Gray: “A 20-MHz sixth-order BiCMOS parasitic-insensitive continuous-time filter and second-order equalizer optimized for disk-drive read channels”, IEEE J. Solid-State Circuits, Vol. 28, No. 4, pp. 462-470, April 1993.
- [177] R. A. Philpott, R. A. Kertis, R. A. Richetta, T. J. Schmerbeck and D. J. Schulte, “A 7 Mbyte/s (65 MHz), mixed-signal, magnetic recording channel DSP using partial response signaling with maximum likelihood detection,” IEEE J. Solid-State Circuits, Vol. 29, No. 3, pp. 177 –184, Mar 1994.
- [178] F. Rezzi, A. Baschiroto, and R. Castello, “A 3V 12-55 MHz BiCMOS pseudo-differential continuous-time filter,” IEEE Trans. Circ. Syst.-I, Vol.42, No. 11, pp. 896-903, November 1995.
- [179] W. Abbott, D. Choi, W. Giolma, V. Gopinathan, K. Johnson, W. Krenik, O. Lee, G. Mayfield, V. Pawar, R. Pierson, I. Ranmuthu, B. Sheahan, F. Trafton and S. Venkatraman, “An analog front-end signal processor for a 64 Mb/s PRML hard-disk drive channel,” Digest of Technical Papers, In 41st ISSCC., IEEE International Solid-State Circuits Conference, 16-18 Feb 1994, pp. 282 –283.
- [180] F. Rezzi, I. Bietti, M. Cazzaniga, and R. Castello, “A 70-mW seventh-order filter with 7-50 MHz cutoff frequency and programmable boost and group delay equalization,” IEEE J. Solid-State Circuits, Vol. 32, No. 12, pp.1987-1999, Dec. 1997.
- [181] K.W.H. Ng, V.S.L. Cheung, and H. Luong, “A 3-V 44-MHz switched-capacitor bandpass filter for digital video application,” in Proc. of the IEEE International Symposium on Circuits and Systems, Arizona, May 2002, pp. IV.627-IV.630.

- [182] S. Kiriaki, T. Lakshmi Viswanathan, G. Feygin, B. Staszewski, R. Person, B. Krenik, M. de Wit, and K. Nagaraj, "A 160-MHz analog equalizer for magnetic disk read channels," IEEE J. Solid-State Circuits, vol. 32, no. 11, pp. 1839-1850, November 1997.
- [183] K. Yido, H. Hyungki, C. Yongsik, L. Jeongwoo, P. Joonbae, L. Kyeongho Lee, J. Deog-Kyo, and K. Wonchan, "A fully integrated CMOS frequency synthesizer with charge-averaging charge pump and dual-path loop filter for PCS- and cellular-CDMA wireless systems," IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 536-542, May 2002.
- [184] G. Chunbing, L. Chi-Wa; C. Yu-Wing, I. Hsu, T. Kan, D. Leung, A. Chan, and H.C. Luong, "A fully integrated 900-MHz CMOS wireless receiver with on-chip RF and IF filters and 79-dB image rejection," IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1084-1089, August 2002.
- [185] Farzan Rezaei^a, Seyed Javad Azhari , "Ultra low voltage, high performance operational transconductance amplifier and its application in a tunable Gm-C filter" Microelectronics Journal, Vol 42 Issue , Pages 827-836, June 2011
- [186] Armin Tajalli, Yusuf Leblebici, "Low power widely Tunable Linearized Biaquadratic Low pass Transconductor -C filter" IEEE Transaction on circuit and system, vol 58, No 3, March 2011.
- [187] Gao Zhiqing, Xu Honglin, Piao Zhenzhen, " The design of Multi-band Reconfigurable CMOS Gm-C filter" CJMW 2011 Proceedings
- [188] Tien-Yu Lo, Chung-Chih Hung, "A 1 GHz Equiripple Low pass Filter with a High Speed Automatic Tuning Scheme" IEEE Transactions on VLSI Systems, Vol 19, No 2 , February 2011.
- [189] Lijun Yang; Zheng Gong; Heping Ma; Yin Shi; Zhiming Chen; " A low supply Voltage High linearity Baseband Gm-C filter" Solid-State and Integrated Circuit Technology (ICSICT), 2010 10th IEEE International Conference on ISBN:978-1-4244-5797 ,2010.
- [190] Mohammad Mehdi Farhad, Sattar Mizakuchaki, "A second order Gm-C Continuous Time Filter in Mobile Radio Receiver Architecture " IEEE International Conference on Technoloty 2010
- [191] Gao Zhiqiang Lin Zhiheng Hou Zhenwww.lw20.comgxiong Zhang Yonglai Zhao Xinyuan " A UHF CMOS Gm-C Babdpass fitler and Automatic Tuning Schemd" Laser Physics and Laser Technologies 2010 Academic Symposium on Optoelectronics Techno 2010

- [192] Saumen Mondal, Kumar Vaibhav Srivastava and Animesh Biswas "A 600MHz, 6th Order, Highly Linear Gm-C Bandpass Filter Design" has been accepted for publication in IEEE Asia Pacific Conference on Circuits and Systems (APCCS 2010), 6 - 9 December 2010, Hilton Kuala Lumpur and Le Meridien Kuala Lumpur, Malaysia
- [193] M Santhana Lakshmi P T Vanathi "A low Power Gm- C low pass filter for mobile Application" Journal of Scientific and Industrial Research, Vol 69, pp. 750-755, Octomber 2010
- [194] Weinan Li, Yumei Haung and Zhiliang Hong "A 70 -280 MHz Frequency and Q tunable 53dB SFDR Gm- C filter for Ultra Wideband, IEEE Asian Solid State Circuit Conference –China November 2010.
- [195] Bogdam Pankiewicz, Mariusz Madej " Design of high Frequency OTA in 130nm CMOS Technology with Single 1.2V Power Supply, 2nd International Conference on Information Technology, ICIT June-2010.
- [196] Luis Nathan Perez-Acosta, Jose Ernsto Rayas Sanchez, "Design of a CMOS second order band-pass continuous time filter using numerical optimization" 52nd IEEE International Midwest Symposium on Circuits and Systems IEEE Computer Socicity 2009.
- [197] Chan Wai Po F., De Foucauld E., Dal Molin R., Pons P., Pierquin R. "A Power Optimized Transconductance Amplifier and its Application to a 6th Order Lowpass Gm-C Filter , IEEE 2009
- [198] Tien-Yu Lo, Chung chih Hung " Multimode Gm-C chnnel selest Filter for mobile application in 1V Supply Voltage, IEEE Transaction on circuit and systems, vol55 , No 4 2008
- [199] Jian-Qin Zhang, Kai-Hang Li, Ri-Yan Wang "A low voltage High Frequency Programmable Gm-C Bandpass Filter, IEEE 2009.
- [200] Tien-Yu Lo, Chung-Chih Hung, Mohammed Ismail " A wide Tunning Range Gm-C Filter for Multi Mode CMOS Direct Conversion Wireless Receiver, IEEE Jornal of Solid State Circuits, Vol-44, No:09, September 2009
- [201] S. Hori, T. Maeda, H. Yano, N. Matsuno, K. Numata, N. Yoshida, Y. Takahashi,T. Yamase, R. Walkington, and H. Hida, "A widely tunable CMOS Gm-C filter with a negative source degeneration resistor," Proc. IEEE ESSCIRC 2003, pp.449-452, Sep. 2003.

- [202] G. Bollati, S. Marchese, M. Demicheli, and R. Castello, "An eighth-order CMOS low-pass filter with 30-120 MHz tuning range and programmable boost," IEEE Journal of Solid-State Circuit, Vol.36, No 7, July 2001.
- [203] S. Hori, T. Maeda, N. Matsuno, and H. Hida, "Low-power widely tunable Gm-C filter with an adaptive DC-blocking, triode-biased MOSFET transconductor," Proc. IEEE ESSCIRC 2004, pp. 99–102, Sep. 2004.
- [204] D. Chamla, A. Kaiser, A. Cathelin, and D. Belot, "A Gm-C low-pass filter for zero-IF mobile applications with a very wide tuning range," IEEE J. Solid-State Circuits, Vol. 40, no. 7, pp. 1443–1450, July 2005.
- [205] A.A. Emira, A. Valdes-Garcia, B. Xia, A.N. Mohiedin, A. Valero-Lopez, S.T. Moon, C. Xin, and E. Sanchez-Sinencio, "A Dual-Mode 802.11b/Bluetooth Receiver in 0.25 μ m BiCMOS," ISSCC Digest of Technical Papers, pp.270–271, Feb. 2004.
- [206] P. Pandey, J. S. Martinez, and X. Liu, "A CMOS 140mW fourth-order continuous-time low-pass filter stabilized with a class AB common-mode feedback operating at 550 MHz," IEEE J. Solid-State Circuits, Vol. 53, No. 4, pp. 811-820, April, 2006
- [207] S. Pavan and Y. Tsividis, and K. Nagaraj, "A 60–350 MHz programmable analogue filter in a digital CMOS process," Proc. IEEE ESSCIRC 1999, pp. 46-49, Sep. 1999.
- [208] H. Khorramabadi, M. Tarsia, and N. Woo, "Baseband filters for IS-95 CDMA receiver applications featuring digital automatic frequency tuning," in Proc.IEEE ISSCC Conf., pp. 172–173, San Francisco, CA, Feb. 1996.
- [209] S. Lindfors, J. Jussila, K. Halonen, L. Siren, "A 3V continuous-time filter with on chip tuning for IS-95, " IEEE J. Solid-State Circuits, Vol. 34, No. 8, pp.1150-1154, August, 1999.
- [210] J. Rogin, I. Kouchev, and Q. Huang, "A 1.5 V 45 mW direct conversion WCDMA receiver IC in 0.13 um CMOS," in Proc. IEEE ISSCC, Feb. 2003.[98] M. Hassan, Y. Sun, and Y. Zhu, "Second-order Gm-C filters using a single OTA," Proc. IEEE ECCTD, August, 2005.
- [211] J. Silva-Martínez, M.S.J. Steyaert, and W. Sansen, "A 10.7MHz 68dB CMOS continuous-time filter with on-chip automatic tuning," IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1843-1853, December 1992.
- [212] A. Cathelin, L. Fabre, L. Baud, and D. Belot, "A multiple-shape channel selection filter for multimode zero-IF receiver using capacitor over active device implementation," in Proc. ESSCIRC, 2002, pp. 651–654.

- [213] S. Hori, T. Maeda, H. Yano, N. Matsuno, K. Numata, N. Yoshida, Y. Takahashi, T. Yamase, R. Walkington, and H. Hida, “A widely tunable CMOS Gm –C filter with a negative source degeneration resistor transconductor,” in Proc. ESSCIRC, 2003, pp. 449–452.
- [214] S. Hori, T. Maeda, N. Matsuno, and H. Hida, “Low-power widely tunable Gm –C filter with an adaptive Dc-blocking, triode-biased MOSFET transconductor,” in Proc. ESSCIRC, 2004, pp. 99–102.
- [215] D. Chamla, A. Kaiser, A. Cathelin, and D. Belot, “A G –C low-pass filter for zero-IF mobile applications with a very wide tuning range,” IEEE J. Solid-State Circuits, vol. 40, no. 7, pp. 1143–1450, Jul. 2005.
- [216] V. Giannini, J. Craninckx, S. D’Amico, and A. Baschirotto, “Flexible baseband analog circuits for software-defined radio front-ends,” IEEE J. Solid-State Circuits, vol. 42, no. 7, pp. 1501–1512, Jul. 2007.