ACKNOWLEDGEMENT

While I start writing the expression of gratefulness, my mind takes a tour down the memory lane. I humbly admit that it was Dr. S. A. Ladhake, my guide and Principal of Sipna’s College of Engineering and Technology, who infused the research temperament in me. He is a great source of inspiration for me. It is only because of his consistent encouragement that I could accomplish this endeavor. Despite of all other engagements and important assignments he had, as the principal, he always spared his valuable time for solving my difficulties and checking the work done by me, scrupulously. I express my deepest sense of gratitude towards him for his constant inspiration, timely guidance and several valuable advices. The support I received from him during my entire research career can’t be acknowledged in words.

I would also like to express my deep sense of gratitude to Dr. Kamal Singh, Hon’ble Vice Chancellor of Sant Gadge Baba University, Amravati, and Dr. Sanjay V. Dudul, Professor and Head, P.G. Department of Applied Electronics, Sant Gadge Baba Amravati University, Amravati, to whom I admire the most; for motivating me and for providing me all the facilities required for this work.

I am deeply indebted to Shri. Prabhakar Rao A. Vaidya, Hon. Gen. secretary, H.V.P.Mandal, Dr. B. N. Jajoo, Technical Adviser, Dr. S.P. Chendke, Director, Dr. A B. Marathe, Principal, and Shri S.V.Dhole, Registrar, from HVPM’s college of engineering & technology, Amravati, who always has been a constant source of inspiration for me. I am grateful to them for several fruitful discussions to clarify my doubts and queries.
I received several valuable inputs and help from my colleagues. It is my pleasure to thank all the faculty members and non-teaching staff of department of Electronics and telecommunication, HVPM’s college of engineering & technology, Amravati for their encouragement and wholehearted support.

I would like to thank my parents, Late Shree, Ajabrao Belorkar, my father, being a source of inspiration always and my mother, Shrimati Kalpana Belorkar for her loving support and help in so many ways, without which I would never have completed this work. I respectfully dedicate this work to my parents.

My heartfelt thanks are due towards my husband, Er. Anil W. Kshirsagar, son Shiva and my family members, Er. Pramod W. Kshirsagar and Er. Surekha P. Kshirsagar for their contribution by the way of being there, when I needed them most. I am sure I could not have achieved this without them.

I gratefully acknowledge the authors of all the references cited in this thesis.

I am grateful to Mr. Vinay Sharma, Technical Director, ni2 logic designs, Pune for his technical support and simulating discussions.

Finally, I am grateful to many other people, who have been instrumental in making this small endeavor successful, directly or indirectly; for all the help, support and inspiration.

Ujwala A. Belorkar