

REFERENCES

1. Abd Samad Benkrid, and Benkrid, K. "Novel Area-Efficient FPGA Architectures for FIR Filtering with Symmetric Signal Extension", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.17, No. 5, pp. 709-722, 2009.
2. Abdel-Hamid, A.T., Tahar, S. and Aboulhamid, E.M. "IP watermarking techniques : survey and comparison", Proceedings of the IEEE International Workshop on System-on-Chip for Real-Time Applications, pp. 60-65, 2003.
3. Abidi, A.A. "The Path to the Software-Defined Radio Receiver", IEEE Journal of Solid-State Circuits, Vol. 42, No. 5, pp. 954 - 966, 2007.
4. Achery, G., Trinitis, C. and Buchty, R. "CPU-independent assembler in an FPGA", Proceedings of the International Conference on Field Programmable Logic and Applications , pp. 519-522, 2005.
5. Bagheri, R., Mirzaei, A. , Heidari, M.E. , Chehrazi, S., Minjae Lee, Mikhemar, M. , Tang, W.K. and Abibi, A.A. "Software-defined radio receiver: dream to reality", IEEE Transactions on Communications, Vol. 44, No. 8, pp. 111 - 118, 2006.
6. Bailey, D.A. "Simulation and implementation of Fixed-Point Digital Filter Structures", Publisher VT, 2009.
7. Balakrishnan, V.S., Pottinger, H., Ercal, F. and Agarwal, M. "Design and implementation of an FPGA based processor for compressed images", Proceedings of the ACM/SIGDA Eighth international Symposium on Field Programmable Gate Arrays, 2000.
8. Benschneider, B.J. "A 50 MHz Uniformly Pipelined 64b Floating-Point Arithmetic Processor", IEEE International Conference on Solid-State Circuits, pp. 50-51, 1989.
9. Bob Elkind, Jay Lessert, James Peterson and Gregory Taylor, "A sub 10ns Bipolar 64 Bit Integer/Floating Point Processor Implemented on Two Circuits", IEEE Bipolar Circuits and Technology Meeting, pp. 101-104, 1987.

10. Bogner, R.E. and Constantinides, A.G. "Introduction to Digital Filtering", John Wiley & Sons, Ltd., 1980.
11. Brent, R.P. and Kung, H.T. "A Regular Layout for Parallel Adders", IEEE Transactions on Electronic Computers, Vol. C-31, pp. 260-264, 1982.
12. Bruce, H., Veljanovski, R., Öwall, V. and Singh, J. "Power Optimization of a Reconfigurable FIR Filter", Proceedings of the IEEE Workshop on Signal Processing Systems(SIPS), pp. 321-324, 2004.
13. Bull, D.R. and Horrocks, D.H. "Primitive Operator Digital Filters", IEE Proceedings on Circuits, Devices and Systems, Vol. 138, No. 3, pp. 401-412, 1991.
14. Cappellini, V., Constantinides, A.G. and Emiliani, P. "Digital Filters and their Applications", Academic Press, Inc., 1978.
15. Chao-Huang Wei, Hsiang-Chieh Hsiao and Su-Wei Tsai, "FPGA Implementation of FIR Filter with smallest Processor", IEEE-NEWCAS International Conference on Circuit and Systems, pp. 337-340, 2005.
16. Chiou, D., Sanjeliwala, H., Sunwoo, D., Xu, J. Z. and Patil, N. "FPGA-based Fast, Cycle-Accurate, Full-System Simulators", Proceedings of the second Workshop on Architecture Research using FPGA Platforms, pp, 1-10, 2006.
17. Chong-Fatt Law, Bah-Hwee Gwee and Chang, J.S. "Modeling and Synthesis of Asynchronous Pipelines", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.19, No. 4, pp. 682 - 695, 2011.
18. Cook, N. P. "Practical Digital Electronics", Prentice-Hall, NJ, USA, 2003.
19. Daniels, R.W. "Approximation Methods for Electronic Filter Design", McGraw-Hill, New York, 1974.
20. David Parsons "The Mobile Radio Propagation Channel", John Wiley & Sons, 2000.

21. Daylight, E.G., David Atienza, Arnout Vandecappelle, Francky Catthoor, and Jose M. Mendias, "Memory Access Aware Data Structure Transformations for Embedded Software with Dynamic Data Accesses", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 12, No. 3, pp. 269-280, 2004.
22. Deming Chen, Jason Cong and Peichan Pan, "FPGA Design Automation: A Survey", Foundations and Trends in Electronic Design Automation, USA, Vol. 1 No. 3, 2006.
23. Demirsoy, S.S., Beck, R., Dempster, A.G. and Kale, I. "Reconfigurable Implementation of Recursive DCT Kernels for Reduced Quantization Noise", IEEE International Symposium on Circuits and Systems, Vol. 4, pp. 289-292, 2003.
24. Demirsoy, S.S., Dempster, A.G. and Kale, I. "Design guidelines for Reconfigurable Multiplier Blocks". IEEE International Symposium on Circuits and Systems, Vol. 4, pp. 293-296, 2003.
25. Demirsoy, S.S., Kale, I. and Dempster, A.G. "Efficient Implementation of Digital Filters using Novel Reconfigurable Multiplier Blocks, Proceedings of the 38th Asilomar Conference on Signals, Systems and Computers (ACSSC), Vol. 1, pp. 461-464, 2004.
26. Dempster, A.G and Macleod, M.D "General algorithms for reduced-adder integer multiplier design", Electronics Letters, Vol. 31, No. 21, pp. 1800-1802, 1995.
27. Dempster, A.G, Demirsoy, S.S. and Kale, I. "Designing Multiplier Blocks with Low Logic Depth", IEEE International Symposium on Circuits and Systems, Vol. 5, pp. 773-776, 2002.
28. Dempster, A.G. and Macleod, M.D. "Use of minimum adder multiplier blocks in FIR digital filters," IEEE Transaction on Circuits and Systems II, Analog and Digital Signal Processing, Vol. 42, No. 9, pp. 569-577, 1995.
29. Dempster, A.G. and Macleod, M.D. "Constant Integer Multiplication using Minimum Adders", IEE Proceedings of Circuits, Devices and Systems, Vol. 141, No. 5, pp. 407-413, 1994.
30. Dempster, A.G. and Macleod, M.D. "Use of Minimum Adder Multiplier Blocks in FIR Digital Filters", IEEE Transactions on Circuits and Systems II : Analog and Digital Signal Processing, Vol. 42, No.9, pp. 569-577, 1995.

31. Dempster, A.G., Dimirsoy, S.S. and Kale, I. "Designing multiplier blocks with low logic depth", Proceedings of the IEEE International Symposium on Circuits and Systems(ISCAS), Vol. 5, pp. V-773-776, 2002.
32. Dengpan Mou, Lares, R., Wenhao Yan, Rominger, F. and Rothermel, A. "Design and implementation of a novel sync processing system for composite video signals", IEEE Transactions on Consumer Electronics , Vol.49 ,No. 4, pp. 1286-1291 ,2003.
33. Erdogan A.T and Arslan, T. "On the low-power implementation of FIR filtering structures on single multiplier DSPs", IEEE Transactions on Circuits and Systems , Vol. 49, No. 4, pp. 223-229,2002.
34. Erdogan, A.T. and Arslan, T. "High throughput FIR filter design for low power SoC applications", Proceedings of 13th Annual IEEE International ASIC/SOC Conference, pp. 374–378, 2000.
35. Erdogan, A.T., Arslan, T. and Horrocks, D.H. 'Low power multiplication schemes for single multiplier CMOS based FIR digital filter implementations', Proceedings of the IEEE International Symposium on Circuits and Systems ISCAS '97, Vol. 3, pp. 1940-1943, 1997.
36. Erdogan, A.T., Hasan, M. and Arslan, T. "Algorithmic low power FIR Cores", IEE Proceedings on Circuits, Devices and Systems, Vol. 150, No. 3, pp. 3-14,2003.
37. Erdogan, A.T., Hasan, M. and Arslan, T. "A low power FIR filtering core", Proceedings of 14th Annual IEEE International ASIC/SOC Conference, pp. 271-275, 2001.
38. Erdogan, A.T., Zwysig, E. and Arslan, T. "Architectural Trade-offs in the Design of Low Power FIR Filtering Cores", IEE Proceedings of Circuits, Devices and Systems, Vol. 151, pp. 10-17, 2004.
39. Evangelos, F.S., Bravos, I. and Tughrul Arslan, "Low-power implementation of FIR filters within an adaptive reconfigurable architecture", IEEE International Symposium on Circuits and Systems , pp. 1760-1763, 2006.
40. Fei Xu, Chip Hong Chang and Ching Chuen Jong, "Design of Low-Complexity FIR Filters Based on Signed-Powers-of-Two Coefficients with Reusable Common Subexpressions", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 26 , No. 10, pp. 1898 - 1907, 2007.

41. Floyd, T.L. "Digital Fundamentals", Prentice-Hall Inc., USA., 2005.
42. Frerking, M.E, "Digital Signal Processing in Communication Systems", Chapman & Hall, 1994.
43. Fryer, R. "FPGA based CPU instrumentation for hard real-time embedded system testing", ACM Special Interest Group on Embedded Systems (SIGBED) IEEE RTAS 2005, Vol. 2, No. 2, pp. 39-42, 2005.
44. Gajaski, D. "Silicon Compilation", Addison-Wesley, Massachusetts, 1988.
45. Gary Bewick and Michael Flynn, J. "Binary Multiplication using Partially Redundant Multiples", Technical Report CSL-TR-92-528, Stanford University, 1992.
46. Gary Bewick, W. "Fast Multiplication: Algorithms and Implementation", Technical Report CSL-TR-94-617, Stanford University, 1994
47. Gemmeke, T., Gansen, M. , Stockmanns, H.J. and Noll, T.G. "Design optimization of low-power high-performance DSP building blocks", IEEE Journal of Solid State Circuits, Vol. 39 , No. 7, pp. 1131-1139, 2004.
48. Gustafsson, O. "A difference based adder graph heuristic for multiple constant multiplication problems", Proceedings of the IEEE International Symposium on Circuits and Systems ISCAS, pp. 1097-1100, 2007.
49. Gustafsson, O., DeBrunner, L.S., DeBrunner, V. and Johansson, H. "On the design of sparse half-band like FIR filters", Conference Record of the Forty-First Asilomar Conference on Signals, Systems and Computers (ACSSC), pp. 1098-1102, 2007.
50. Gustafsson, O., Dempster, A.G. and Wanhammer, L."Extended Results for Minimum-Adder Constant Integer Multipliers", Proceedings of the International Conference on Circuits and Systems, pp. 73-76,2002.
51. Hamming, R.W. "Digital Filters", Prentice Hall, 1997.
52. Hartley, R.I. "Optimization of canonic signed digit multipliers for filter design", Proceedings of the IEEE International Symposium on Circuits and Systems , pp. 1760-1763, 1991.

53. Hartley, R.I. "Subexpression Sharing in Filters using Canonic Signed Digit Multipliers, IEEE Transaction on Circuits and Systems II, Vol. 43, No. 10, pp. 677-688, 1996.
54. Hellmich, H.H.H., Erdogan, A.T. and Arslan, T. "Re-Usable Low Power DSP IP embedded in an ARM based SoC Architecture", IEE Coloquim on Intellectual Property, pp. 10/1 - 10/5, 2000.
55. Huang, J.R., Iyer, M.K. and Cheng, K.T. "A self-test methodology for IP cores in bus-based programmable SoCs", 19th IEEE Proceedings of VLSI Test Symposium, pp. 198-203, 2001.
56. In-Cheol Park and Hyeong-Ju Kang, "Digital filter synthesis based on an algorithm to generate all minimal signed digit representations", IEEE Transactions on Computer-Aided Design of IC Systems, Vol. 12, No. 12. pp. 1525-1529, 2002.
57. Israel Koren, "Computer Arithmetic Algorithms", A K Peters, Natick, Massachusetts, 2002.
58. Jeong-Ho Han and In-Cheol Park, "FIR Filter Synthesis considering Multiple Adder Graphs for a Coefficient", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol.27, No.5, pp. 958-962, 2008.
59. Jiang Xiaoyan and Bao Yujun, "FIR Filter Design Based on FPGA", Proceedings of the International Conference on Computer Application and System Modeling (ICCAS), Vol. 13, pp. 1-14, 2010.
60. Jin-Gyun Chung and Keshab Parhi, K. "Frequency Spectrum based Low-Area Low-Power Parallel FIR Filter Design," EURASIP Journal on Applied Signal Processing, Vol. 2002, No. 9, pp. 944-953, 2002.
61. John Little, N. and Loren Shure, "Signal Processing Toolbox", The MathWorks, 1993.
62. John Proakis, G. and Dimitris Manolakis, G. "Digital Signal Processing", Macmillan Publishing Company, 1988.
63. Jongsun Park, "Computation Sharing Programmable FIR Filter for Low- Power and High-Performance Applications", IEEE Journal of Solid-State Circuits, Vol. 39, No. 2, 2004.

64. Jongsun Park, Woopyo Jeong, Hunsoo Choo, Hamid Mahmoodi-Meimand, Yongtao Wang and Kaushik Roy, "High Performance and Low Power FIR Filter Design Based on Sharing Multiplication", Proceedings of the International Symposium on Low Power Electronics and Design, pp. 295-300, 2002.
65. Kenneth Steiglitz, "Mathematical foundation of signal processing," in Handbook for Digital Signal Processing, Mitra, S.K. and Kaiser, J.K. Eds., Chapter 2, John Wiley and Sons, pp. 57-99, 1993.
66. Ki-seon Cho, Jong-on Park, Jin-seok Hong and Goang-seog Choi, "54x54-bit Radix-4 Multiplier based on Modified Booth Algorithm," Proceedings of the 13th ACM Great Lakes symposium on VLSI, pp. 233-236, 2003.
67. Kuan-Hung Chen and Tzi-Dar Chiueh, "A Low-Power Digit-Based Reconfigurable FIR Filter", IEEE Transactions on Circuits and Systems II, Vol. 53, No. 8, pp. 617 - 621, 2006.
68. Kyung-Saeng Kim and Kwyro Lee, "Low-power and area-efficient FIR filter implementation suitable for multiple taps", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 11, No.1, pp. 150-153, 2003.
69. Li, D., Lim, Y.C., Lian, Y. and Song, J. "A polynomial-time algorithm for designing FIR filters with power-of-two coefficients," IEEE Transactions on Signal Processing, Vol. 50, No. 8, pp. 1935-1941, 2002.
70. Lin Jieshan and Huang Shizhen, "An Design of the 16-order FIR Digital Filter Based on FPGA", Proceedings of the International Conference on Information Science and Engineering(ICISE), pp. 489-492, 2009.
71. Lindsey, W.C., Marvin Simon, K. and Sami Hinedi, M. "Digital Communication Techniques", Prentice Hall, 1995.
72. Lu, P.Y."A 30-MFLOP 32b CMOS Floating-Point Processor", IEEE Solid-State Circuits Conference proceedings, Vol. 31, pp. 28-29, 1988.
73. Lu, W.Q., Zhao, S., Zhou, X.F., Ren, J.Y. and Sobelman, G.E. "Reconfigurable Baseband Processing Architecture for Communication", Institution of Engineering and Technology (IET) Computers and Digital Techniques, Vol. 5, No. 1, pp. 63-72, 2011.

74. Lu, W.S., Antoniou, A. and Saab, S. "Sequential Design of FIR Digital Filters for Low-Power DSP Applications", Conference Record of the Thirty-First Asilomar Conference on Signals, Systems & Computers (ACSSC), Vol. 1, pp. 701-704, 1997.
75. Macpherson, K., Stirling, I., Rice, G., Garcia-Alis, D. and Stewart, R. "Arithmetic implementation techniques and methodologies for 3G uplink reception in Xilinx FPGAs", Publications of the Third IEEE International Conference on 3G Mobile Communication Technologies, Publication No. 489, pp. 191-195, 2002.
76. Mahesh Mehendale, Sunil Sherlekar, D. and Venkatesh, G. "Low-Power Realization of FIR Filters on Programmable DSPs", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 6, No. 4, pp. 546-553, 1998.
77. Mahesh, R. and Vinod, A.P. "A New Common Subexpression Elimination Algorithm For implementing Low Complexity FIR Filters in Software Defined Radio Receivers", Proceedings of the IEEE International Symposium on Circuits and Systems, Vol. 4, pp. 4515-4518, 2006.
78. Mahesh, R. and Vinod, A.P. "A New Common Subexpression Elimination Algorithm for Realizing Low Complexity Higher Order Digital Filters, IEEE Transaction on Computer Aided Design of Integrated Circuits and Systems, Vol. 27, No. 2, pp. 217-219, 2008.
79. Mahesh, R. and Vinod, A.P. "An Architecture for Integrating Low Complexity and Reconfigurability for Channel filters in Software Defined Radio Receivers", Proceedings of the IEEE International Symposium on Circuits and Systems(ISCAS), pp. 2514-2517, 2007.
80. Manolakis, D.G. and Proakis, J.G. "Digital Signal Processing: Principles, Algorithms, and Applications", Macmillan Publishing Company, 2007.
81. Masahiro Murakawa, Adachi, T., Niino, Y., Kasai, Y., Takahashi, E., Takasuka, K. and Higuchi, T. "An AI-calibrated IF filter: a yield enhancement method with area and power dissipation reductions", IEEE Journal of Solid-State Circuits, Vol.38, No. 3, pp. 495 - 502, 2003.
82. Maskell, D.L. "Design of efficient Multiplierless FIR Filters", Institution of Engineering and Technology Circuits, Devices and systems, Vol. 1, No .2, pp. 175-180, 2007.

83. Maxfield, C. "The Design Warrior's Guide to FPGAs" Newnes, Burlington, 2004
84. Mayer-Lindenberg, F. and Beller, V. "An FPGA-based floating-point processor array supporting a high-precision dot product", Proceedings of the IEEE International Conference on Field Programmable Technology, pp. 317-320, 2006.
85. McAllister, W. and Zuras, D. "An nMOS 64b Floating Point Chip Set", IEEE International conference on Solid-State Circuits, pp. 34-35, 1986.
86. Mead, C. and Conway, L. "Introduction to VLSI Systems", Addison-Wesley Longman, Boston, 1979
87. Mehendale, M., Sherlekar, S.D. and Venkatesh, G. "Synthesis of multiplierless FIR filters with minimum number of additions," Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, Computer Society Press, pp. 668-671, 1995.
88. Meyer-Baese, U. 'Digital signal processing with field programmable gate arrays', Springer-Verlag, Berlin, Heidelberg, 2001
89. Mitola, J. "Object-oriented approach wireless systems engineering", Software Radio Architecture, 2000.
90. Mitra, S.K. "Digital signal processing: A computer-based approach", McGraw-Hill, New York, 2010.
91. Montek Singh, Tierno, J.A., Rylyakov, A., Rylov, S. and Nowick, S.M. "An Adaptively Pipelined Mixed Synchronous-Asynchronous Digital FIR Filter Chip Operating at 1.3 Gigahertz", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.18, No. 7, pp. 1043-1056, 2010.
92. Moore, G.E. "Cramming more components onto integrated circuits"- Electronics, 1965. Web publication downloadable from <ftp://download.intel.com/research/silicon/moorespaper.pdf>.
93. Morris Mano, M. and Kime, C.R. "Logic and Computer Design Fundamentals", Prentice-Hall Inc., USA, 2003.
94. Mustafa Aktan, Yurdakul, A., Dundar, G. "An Algorithm for the Design of Low-Power Hardware Efficient FIR Filters", IEEE Transactions on Circuits and Systems I, Vol. 55, No.6, pp. 1536 - 1545, 2008.

95. Nagaonkar, Y. and Manwaring, M.L. "An FPGA-based Experiment Platform for Hardware-Software Code sign and Hardware Emulation", Proceedings of the World Congress in Computer Science, Computer Engineering, and Applied Computing, pp.169-174, 2006.
96. Nakamura, S. and Mitra, S.K. "Design of FIR digital filters using tapped cascaded FIR subfilters", Circuits, Systems and Signal Processing, Springer, Vol. 1, No. 1, pp. 43–56, 1982.
97. Naous, J., Gibb, G., Bolouki, S. and McKeown, N. "NetFPGA: reusable router architecture for experimental research", Proceedings of the ACM workshop on Programmable routers for extensible services of tomorrow (PRESTO '08), pp,1–7, NY, 2008.
98. Ohkubo, N. "A 4.4ns CMOS 54x54-b Multiplier Using Pass-Transistor Multiplexer", IEEE Journal of Solid-State Circuits, Vol. 30, No. 3, pp. 251-257, 1995.
99. Oppenheim, A.V. and Schafer, R.W. "Digital Signal Processing", Prentice Hall, 2000.
100. Oppenheim, A.V. and Schafer, R.W. "Discrete-Time Signal Processing", Prentice Hall, 2009.
101. Parhi, K.K. "Approaches to Low-Power Implementations of DSP Systems", IEEE Transactions on Circuits and Systems, Vol. 48, No. 10, pp. 1214-1224, 2001.
102. Park I.C. and Kang, H.J. "FIR filter synthesis algorithms for minimizing the delay and the number of adders", IEEE Transaction on Circuits and Systems II, Vol. 48, No. 8, pp. 770-777, 2001.
103. Park, J., Choo, H., Muhammad, K. and Roy, K. "Non-adaptive and adaptive filter implementation based on sharing multiplication", Proceedings of the IEEE International Conference Acoustics, Speech and Signal Processing, pp. 460-463, 2000.
104. Pasko, R., Schaumont, P., Derudder, V., Vernalde, S. and Durackova, D. "A new algorithm for elimination of common subexpressions", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, No.1, pp. 58-68, 1999.

105. Patronis, S.G. and DeBrunner, L.S. "Sparse FIR filters and the impact on FPGA area usage", Conference Record of the Forty-second Asilomar Conference on Signals, Systems and Computers, pp. 1862-1866, 2008.
106. Pedram, M., Wu, Q., Wu, X.W. "Clock-gating and its application to low power design of sequential circuits", IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, Vol. 47, No. 3, pp. 415 -420, 2000.
107. Pedro Cruz, Nuno Borges, Carvalho and Remley, A. "Designing and Testing Software defined Radio", IEEE Microwave Magazine, pp. 1-11, 2010.
108. Peiro, M.M., Boemo, E. I. and Wanhammar, L."Design of high speed multiplierless filters using a nonrecursive signed common subexpression algorithm", IEEE Transaction on Circuits and Systems II, Vol. 49, No. 3, pp. 196-203, 2002.
109. Peter Athanas, M. and Lynn Abbott, "Addressing the Computational Requirements of Image Processing with a Custom Computing Machine: An Overview", Proceedings of the Ninth International Parallel Processing Symposium, 1995.
110. Pina, C.A. "IC prototyping and low volume production service", Proceedings of International Conference on Microelectronic Systems Education, pp. 4-5,2001.
111. Potkonjak, M., Srivastava, M.B. and Chandrakasan, A. "Efficient substitution of multiple constant multiplications by shifts and additions using iterative pairwise matching", Proceedings of the 31st ACM/IEEE Design Automation Conference, pp. 189-194, 1994.
112. Potkonjak, M., Srivastava, M.B. and Chandrakasan, A. "Multiple constant multiplications efficient and versatile framework and algorithms for exploring common subexpression elimination", IEEE Transactions on Computer-Aided Design of IC Systems, Vol. 15, No. 2, pp. 151-165, 1996.
113. Pramod Kumar Meher "Parallel and Pipelined Architectures for Cyclic Convolution by Block Circulant Formulation Using Low-Complexity Short- Length Algorithms", IEEE Transactions on Circuits and Systems for Video Technology, Vol. 18, No. 10, pp. 1422-1431, 2008.

114. Pramod Kumar Meher, "New Approach to Look-Up-Table Design and Memory-Based Realization of FIR Digital Filter", *IEEE Transactions on Circuits and Systems I*, Vol. 57, No. 3, pp. 592-603, 2010.
115. Pramod Kumar Meher, Shrutisagar Chandrasekaran and Abbas Amira, "FPGA Realization of FIR Filters by Efficient and Flexible Systolization using Distribute Arithmetic", *IEEE Transactions on Signal Processing*, pp.1-3, 2008.
116. Rabaey, J. M. "Digital Integrated Circuits - A Design Perspective", Prentice Hall Electronics and VLSI Series, 1996.
117. Rabiner, L.R. and Charles, M.R. "Digital Signal Processing", IEEE Press, 1993.
118. Rafiquzzaman, M. "Fundamentals of Digital Logic and Microcomputer Design", Wiley-Interscience, New York, USA, 2005.
119. Rappaport, T.S., Scott Seidel, Y. and Koichiro Takamizawa, "Statistical Channel Impulse Response Models for Factory and Open Plan Building Radio Communications System Design", *IEEE Transactions on Communications*, Vol. 39, No. 5, 1991.
120. Rauwerda, G.K., Heysters, P.M. and Smit, G.J.M. "Towards Software Defined Radios Using Coarse-Grained Reconfigurable Hardware", *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol.16, No.1, pp. 3-13 , 2008.
121. Reaz, M.B.I., Islam, M.T., Sulaiman, M.S. Ali, M.A.M., Sarwar, H. and Rafique, S. "FPGA realization of multipurpose FIR filter", *Proceedings of the Fourth International Conference on Parallel and Distributed Computing, Applications and Technologies, PDCAT'2003*, pp. 912-915, 2003.
122. Rhett Davis, W., Dejan Markovic, Engling Yeo and Robert Brodersen, W. "Design Environment for High-Throughput, Low-Power Dedicated Signal Processing Systems", *IEEE Journal of Solid State Circuits*, Vol. 37, No. 3, pp. 420-431,2002.
123. Ron Ho, Tarik Ono, Robert David Hopkins, Alex Chow, Justin Schauer, Frankie Liu, Y. and Robert Drost, "High Speed and Low Energy Capacitively Driven On-Chip Wires", *IEEE Journal of Solid-state Circuits*, Vol. 43 , No.1, pp. 52-60, 2008.

124. Sami Karvonen, Thomas Riley, A. D. and Juha Kostamovaara, "Charge-Domain FIR Sampler with Programmable Filtering Coefficients", IEEE Transactions on Circuits and Systems II, Vol. 53, No. 3, pp. 192-196, 2006.
125. Samueli, H. "An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients," IEEE Transaction on Circuits and Systems, Vol. 36, pp. 1044-1047, 1989.
126. Sankarayya, N., Roy, K. and Bhattacharya, D. "Algorithms for low power FIR filter realization using differential coefficients", Proceedings of the International Conference on VLSI, pp. 174-178, 1997.
127. Saramaki, T. "Design of FIR filters as tapped cascaded interconnection of identical subfilters," IEEE Transactions on Circuits and Systems, pp. 1011-1029, 1987.
128. Scholnik, D.P. and Coleman, J.O. "Space-time vector delta-sigma modulation", Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Vol. 3, pp. 719-722, 2002.
129. Scholnik, D.P. "A parallel digital architecture for delta-sigma modulation", Proceedings of the 45th Midwest Symposium on Circuits and Systems(MWSCAS), Vol. 1, pp. 352-355, 2002.
130. Seok-Jae Lee, Ji-Woong Choi, Seon Wook Kim and Jongsun Park, "A Reconfigurable FIR Filter Architecture to Trade off Filter Performance for Dynamic Power Consumption", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 19, No. 12, pp. 2221-2228, 2011.
131. Shahnam Mirzaei, Anup Hosangadi and Ryan Kastner, "FPGA Implementation of High Speed FIR Filters using Add and Shift Method", Proceedings of the ACM/SIGDA 14th International Symposium on Field programmable gate arrays, pp. 231-242, 2006.
132. Shahnam Mirzaei, Anup Hosangadi and Ryan Kastner,"FPGA Implementation of High Speed FIR Filters Using Add and Shift Method", Proceedings of the International Conference on Computer Design(ICCD), pp. 308-313, 2006.

133. Shaw, A. and Ahmed, M. "Pipelined recursive digital filters: a general look-ahead scheme and optimal approximation," *IEEE Transaction on Circuits and Systems II: Analog & Digital Signal Processing*, Vol. 46, No. 11, pp. 1415- 1420, 1999.
134. Sheeran, M. and Claessen, K. "A tutorial on Lava: A hardware description and verification system", Available from <http://www.cs.chalmers.se/koen/Lava>, 2000.
135. Shmaliy, Y.S. and Ibarro-Manzano, O. "Noise Power gain for Discrete-Time Estimators", *IEEE Signal processing Letters*, Vol. 18, No. 4, pp. 207-210, 2011.
136. Song Qian and Sun Yi-he, "Systematic Method to Synthesize Low-complexity Realization of High-order FIR Filters in VLSI", *Proceedings of 5th International Conference on ASIC*, Vol. 1, pp. 58-62, 2003.
137. Stanion, T. "Implicit verification of structurally dissimilar arithmetic circuits", *Proceedings of the IEEE International Conference on Computer Design (ICCD'99)*, pp. 46-50, 1999.
138. Süleyman Sirrı Demirsoy, Izzet Kale and Andrew G. Dempster, "Efficient Implementation of Digital Filters using Novel Reconfigurable Multiplier Blocks", *Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers*, Vol. 1, pp. 461-464, 2004.
139. Tapio Saramäki, "Finite Impulse response filter design," in *Handbook for Digital Signal Processing*, Mitra, S.K. and Kaiser, J.K. Eds., Chapter 4, New York: John Wiley and Sons, pp.155-272, 1993.
140. Thomas Poonnen and Adly Fam, T. "A Novel VLSI Divide and Conquer Implementation of the Iterative Array Multiplier", *Proceedings of the International Conference on Information Technology (ITNG 07)*, pp. 723-728, 2007.
141. Tian-Sheuan Chang and Chein-Wei Jen, "Low Power FIR Filter Realization with Differential Coefficients and Input", *Proceedings of the IEEE International Conference on Acoustics, Speech and Signal Processing*, Vol. 5, pp. 3009-3012, 1998.
142. Tokheim, R.L. "Schaum's Outline Series of Digital Principles", McGraw-Hill Companies Inc., USA, 1994.

143. Trimberger, S. "FPGA futures: Trends, challenges and roadmap", proceedings of the IEEE International Conference on Field Programmable Logic", pp. 5-8,2007.
144. Uwe Meyer-Baese, "Digital Signal with Field Programmable Gate Arrays", Springer-Verlag Berlin Heidelberg, 2007.
145. Valls, J., Peiro, M.M., Sansaloni, T. and Boemo, E. "Design and FPGA implementation of digit-serial FIR filters", Proceedings of the IEEE International Conference on Electronics, Circuits and Systems, Vol. 2, pp. 191-194, 1998.
146. Van Valkenburg, M.E. "Analog Filter Design", Holt, Rinehart & Winston, 1995.
147. Vijay, S., Vinod, A.P. and Lai, E.M.K "A Greedy Common Subexpression Elimination Algorithm for Implementing FIR Filters", Proceedings of the IEEE International Symposium on Circuits and Systems(ISCAS), pp. 3451-3454, 2007.
148. Villasenor, J. and Mangione-Smith, W.H. "Configurable computing", Proceedings of IEEE workshop on FPGAs for custom computing machines, pp. 54-59,1997.
149. Vinod, A.P. and Lai, E.M. K. "Low power and high-speed implementation of FIR filters for software defined radio receivers", IEEE Transactions on Wireless Communications, Vol. 5, No. 7, pp. 1669 - 1675 , 2006.
150. Vinod, A.P. and Lai, E.M.K. "Comparison of the horizontal and the vertical common subexpression elimination methods for realizing digital filters", Proceedings of IEEE International Conference on Circuits and Systems, pp. 496- 499, 2005.
151. Wallace, C.S. "A Suggestion for a Fast Multiplier", IEEE Transactions on Electronic Computers, EC-13, pp. 14 -17,1964.
152. Wang, C.H., Erdogan, A.T. and Arslan, T. "High throughput and low power FIR filtering IP cores", Proceedings of IEEE International SOC Conference, pp. 127-130, 2004.
153. Wei Wang, Swamy, M.N.S and Ahmad, M.O. "Low Power FIR Filter FPGA Implementation based on Distributed Arithmetic and Residue Number System", Proceedings of the 44th IEEE Midwest Circuits and Systems Symposium(MWSCAS), Vol. 1, pp. 102-105, 2001.

154. Williams, A.B. "Electronic Filter Design Handbook", McGraw-Hill, 2006.
155. Wilton, S.J.E. and Saleh, R. "Programmable logic IP cores in SoC design: opportunities and challenges", Proceedings of the IEEE Conference on Custom Integrated Circuits, pp. 63-66, 2001.
156. Wirthlin, M.J. and McMurtrey, B. "Efficient Constant Coefficient Multiplication using Advanced FPGA Architectures", Proceedings of 11th International Workshop on Field-Programmable Logic and Applications, pp. 555-564, 2001.
157. Woods, R., McAllister, J., Lightbody, G. and Yi, Y. "FPGA-based implementation of Signal Processing Systems, John Wiley & Sons, Ltd, 2008.
158. Xinyu Xu, Bosisio, R.G. and Ke Wu, "Analysis and implementation of six-port software-defined radio receiver platform", IEEE Transactions on Microwave Theory and Techniques, Vol. 54, No. 7, pp. 2937 - 2943, 2006.
159. Yao, C.Y., Chen, H.H., Chien, C.Y. and Hsu, C.T. "A high-level synthesis procedure for linear-phase fixed-point FIR filters with SPT coefficients," International Journal of Electrical Engineering, Vol. 12, No. 1, pp. 75-84, 2005.
160. Yeung, K.S. and Chan, S.C. "The design and multiplier-less realization of software radio receivers with reduced system delay", IEEE Transactions on Circuits and systems I, Vol. 51, No. 12, pp. 2444- 2459 ,2004.
161. Yoo, S.J., Nicolescu, G., Lyonard, D., Baghdadi, A. and Jerraya, A.A. "A generic wrapper architecture for multi-processor SoC cosimulation and design", Proceedings of the Ninth International Symposium on Hardware/Software Code sign, pp. 195 -200, 2001.
162. Young, I.T. and Van Vliet, L.J. "Recursive implementation of the Gaussian filter", Signal Processing", Elsevier, Vol. 49, pp. 139-151, 1995.
163. Zhang Chi and Guo Li Li, " Design of FIR filter with Matlab and running on FPGA", Applied Science and Technology, Vol. 33, p.83, 2006.

164. Zhengtao Yu and Xun Liu, "Implementing Multiphase Resonant Clocking on a Finite Impulse Response Filter", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.17, No. 11, pp. 1593 - 1601 , 2009.
165. Zhiyu Ru, Niels Moseley, A., Eric Klumperink, A.M and Bram Nauta, "Digitally Enhanced Software Defined Radio Receiver Robust to Out-of-Band Interference", IEEE Journal of Solid State Circuits, Vol. 44, No. 12, pp. 3359-3374, 2009.
166. Zuchowski, P., Reynolds, C., Grupp, R., Davis, S., Cremen, B. and Troxel, B. "A hybrid ASIC and FPGA architecture", Proceedings of the IEEE/ACM International Conference on Computer Aided Design, pp. 187-194,2002.
167. Zumbahlen, H. "Passive and Active Filtering", Analog Devices, 2009.