REFERENCES


[82] David Harris, Structural Design with Verilog, Harvey Mudd College, September 2000.


[111] Xilinx, DS099 Spartan-3 FPGA Family: Complete Data Sheet, Xilinx, Inc.

[112] Xilinx, ISE 8.1i Quick Start Tutorial, Xilinx, Inc.

[113] Xilinx, ISE In-Depth Tutorial, Xilinx, Inc.


[116] Xilinx, XAPP462 Using Digital Clock Managers (DCMs) in Spartan-3 FPGAs, Xilinx, Inc.

[117] Xilinx, XAPP463 Using Block RAM in Spartan-3 Generation FPGAs, Xilinx, Inc.

[118] Xilinx, XAPP464 Using Look-Up Tables as Distributed RAM in Spartan-3 Generation FPGAs, Xilinx, Inc.


[129] "IEEE 802.16e Task Group (Mobile WirelessMAN)"
http://www.ieee802.org/16/tge/.
