

TABLE OF CONTENTS

CHAPTER NO.	TITLE	PAGE NO.
	ABSTRACT	iii
	LIST OF TABLES	x
	LIST OF FIGURES	xi
	LIST OF SYMBOLS AND ABBREVIATIONS	xiv
1	INTRODUCTION	1
	1.1 NEED FOR LOW POWER DESIGN	2
	1.2 POWER USAGE IN CMOS	3
	1.2.1 Static Power Consumption	3
	1.2.2 Dynamic Power Consumption	4
	1.3 FIR FILTERS	6
	1.3.1 General Purpose FIR Filters	9
	1.4 MAC UNIT	9
	1.5 MOTIVATION	16
	1.6 ROADMAP OF THE THESIS	17
2	LITERATURE SURVEY	18
	2.1 INTRODUCTION	18
	2.2 BASIC ADDER BLOCKS	19
	2.2.1 Half Adder	19
	2.2.2 Full Adder	20
	2.2.3 Partial Full Adder	20
	2.3 BASICS OF MULTIPLIERS	22
	2.3.1 Array Multiplier	22

CHAPTER NO.	TITLE	PAGE NO.
	2.3.2 Tree Multiplier	24
	2.3.2.1 Wallace tree	25
2.4	LITERATURE SURVEY	26
	2.4.1 Optimization	26
	2.4.2 Switching Techniques	26
	2.4.3 Pipelining	32
2.6	CONCLUSION	43
3	ANALYSIS OF LOW POWER, AREA EFFICIENT AND HIGH SPEED ADDER TOPOLOGIES	44
3.1	INTRODUCTION	44
3.2	ADDER TOPOLOGIES	45
	3.2.1 Ripple Carry Adder	45
	3.2.2 Carry Select Adder	47
	3.2.3 Carry Lookahead Adder	50
	3.2.4 Carry Increment Adder	56
	3.2.5 Carry Skip Adder	57
	3.2.5.1 Fixed block size carry skip adder	62
	3.2.5.2 Variable block size carry skip adder	62
	3.2.6 Conditional Sum Adder	63
3.3	SIMULATION RESULTS	64
3.4	CONCLUSION	67
4	ANALYSIS OF LOW POWER, AREA EFFICIENT AND HIGH SPEED MULTIPLIER TOPOLOGIES	68
4.1	INTRODUCTION	68
	4.1.1 Compressors	72
4.2	MULTIPLIER TOPOLOGIES	75

CHAPTERNO.	TITLE	PAGE NO.
4.2.1	Booth Multiplier	75
	4.2.1.1 Booth recoding	76
	4.2.1.2 Booth example	76
4.2.2	Modified Booth Algorithm	78
4.2.3	Wallace Tree Multiplier	82
4.2.4	Booth Encoded Wallace tree Multiplier	86
4.3	SIMULATION RESULTS	87
4.4	CONCLUSION	92
5	MULTIPLY AND ACCUMULATE UNIT FOR DIGITAL FILTERS	93
5.1	INTRODUCTION	93
5.2	FIR FILTERS	93
5.3	MULTIPLY AND ACCUMULATE UNIT	95
5.4	PROPOSED MAC UNIT	98
5.5	PROPOSED MAC APPLICATION IN FIR FILTER	101
5.6	CONSLUSION	103
6	CONCLUSION AND FUTURE WORK DIRECTIONS	105
6.1	CONCLUSION	105
6.2	DIRECTIONS FOR FUTURE RESEARCH	106
	REFERENCES	107
	LIST OF PUBLICATIONS	115

LIST OF TABLES

TABLE NO.	TITLE	PAGE NO.
2.1	Extended Truth table for 1-bit adder	21
3.1	Area, Delay and Power Comparison of Adder Topologies	64
4.1	Booth Algorithm	76
4.2	Booth Example	77
4.3	Modified Booth Algorithms	80
4.4	Modified Booth Examples	81
4.5	Area, Delay and Power Dissipation Comparison of Multiplier Topologies	88
4.6	Area, Delay and Power Dissipation Comparison of Modified Booth Encoded Wallace Tree multiplier with various Adders	90
5.1	Comparison of different adders with selected adder and multiplier combination	96
5.2	Proposed MAC unit – Area, Delay and Power Dissipation Values	100

LIST OF FIGURES

FIGURE NO.	TITLE	PAGE NO.
1.1	Switching Power usage in CMOS	5
1.2	FIR Filter Diagram	8
1.3	RTL Representation of FIR Filter	8
1.4	General Purpose FIR Filter	9
1.5	MAC Unit	12
1.6	Basic Steps for deriving MAC Unit	13
1.7	MAC unit architecture	15
2.1	Gate level Schematic for Partial Full Adder	21
2.2	Partial Product array of an $M \times N$ Multiplier	24
2.3	Wallace tree for an 8×8 bit partial product tree	25
3.1	Schematic for an N-bit Ripple Carry Adder	46
3.2	Critical Path for an N-bit Ripple Carry Adder	46
3.3	16-bit CSLA with 8-bit RCA blocks	48
3.4	Schematic Diagram f 16-Bit Carry Select Adder	49
3.5	Schematic of 4-bit Carry Look ahead adder	51
3.6	Schematic of 16-bit CLA Adder	53
3.7	Critical Path for 16-bit CLA Adder	55
3.8	Carry Increment Adder	57
3.9	Carry Skip Adder	58
3.10	16-bit Carry Skip Adder	59
3.11	Critical Path through 16-bit carry skip	60

FIGURE NO.	TITLE	PAGE NO.
	adder	
3.12	16-bit Fixed-block-size carry-skip adder	62
3.13	16-bit Variable Block size carry skip adder	62
3.14	Conditional Sum Adder	63
3.15	Area Comparison of Adder Topologies	65
3.16	Delay Comparison of Adder Topologies	65
3.17	Power Dissipation Comparison of Adder Topologies	66
4.1	Generic Multiplier Block Diagram	69
4.2	Array Multiplier Mechanism	71
4.3	Partial Product Addition using tree topology	72
4.4	Generic Compressor	73
4.5	Gate level design of [3:2] compressor	73
4.6	[4:2] Compressor logic diagram	74
4.7	[4:2] Compressor using [3:2] Compressor	75
4.8	$n \times n$ Modified booth multiplier	82
4.9	Wallace Tree Example	85
4.10	Block Diagram of 16×16 Bit Booth Encoded Wallace Tree	86
4.11	[4:2] Compressor organisation	87
4.12	Area Comparison of Multiplier Topologies	88
4.13	Delay Comparison of Multiplier Topologies	89
4.14	Power Dissipation Comparison of Multiplier Topologies	89
4.15	Area Comparison of Modified Booth Encd. Wallace Tree Multiplier with Various	91

FIGURE NO.	TITLE	PAGE NO.
	Adder Topologies	
4.16	Delay Comparison of Modified Booth Encd. Wallace Tree Multiplier with Various Adder Topologies	91
4.17	Power Dissipation Comparison of Modified Booth Encd. Wallace Tree Multiplier with Various Adder Topologies	92
5.1	MAC unit with proposed Adder and Multiplier	95
5.2	Area Comparison of Synthesized MAC units	97
5.3	Delay Comparison of Synthesized MAC units	97
5.4	Power Comparison of Synthesized MAC units	98
5.5	Proposed MAC unit	99
5.6	Simulation output of Proposed MAC unit	100
5.7	Synthesis Output for FIR with Proposed MAC unit	101
5.8	Simulation output of FIR filter with Proposed MAC unit	102
5.9	Power Summary of FIR filter with proposed MAC unit	102
5.10	FPGA Floor Plan of FIR filter with proposed MAC unit	103

LIST OF SYMBOLS AND ABBREVIATIONS

Symbols

C	-	Capacitance
D	-	Delay
f	-	Frequency
P	-	Power
I_{sc}	-	Short Circuit Current
V	-	Voltage

Abbreviations

BCLA	-	Block Carry Look ahead adder
BM	-	Booth Multiplier
CIA	-	Carry Increment Adder
CSA	-	Carry Select Adder
CSFBA	-	Carry Skip adder with fixed block size
CSVBA	-	Carry Skip adder with Variable block size
CMOS	-	Complementary Metal Oxide Semiconductor
CoSA	-	Conditional Sum Adder
DSP	-	Digital Signal Processing
DCT	-	Discrete Cosine Transform
DWT	-	Discrete Wavelet Transform
FFT	-	Fast Fourier Transform

FIR	-	Finite Impulse Filter
FA	-	Full Adder
HA	-	Half Adder
IIR	-	Infinite Impulse Response
LTI	-	Linear Time Invariant
MOS	-	Metal Oxide Semiconductor
MBEWTM	-	Modified Booth Encoded Wallace tree Multiplier
MBE	-	Modified Booth Encoding
MBM	-	Modified Booth Multiplier
MBA	-	Modified Booth's algorithm
MAC	-	Multiply – Accumulate Unit
NMOS	-	N-Type Metal Oxide Semiconductor
PFA	-	Partial Full Adder
PP	-	Partial Products
PMOS	-	P-Type Metal Oxide Semiconductor
RBCLA	-	Ripple block carry look ahead adder
RCA	-	Ripple Carry Adder
WTM	-	Wallace tree Multiplier