List of Figures:

Figure 3.1: AMBA bus structure ........................................... 15
Figure 3.2: Working of AHB in AMBA bus ............................. 16
Figure 3.3: Sources of power consumption ............................. 18
Figure 3.4: SimpleScalar Toolset ........................................ 23
Figure 3.5: Comparison of different simulator ........................ 24
Figure 3.6: Two – bit branch prediction ................................. 26
Figure 3.7: Two – level branch prediction ............................... 27
Figure 3.8: Result chart .................................................... 27
Figure 4.1: Registers available in different modes in ARM7 .... 31
Figure 4.2: Current program status register (CPSR) ................. 32
Figure 4.3: ARM7TDMI block diagram ................................ 33
Figure 4.4: Differentiation of ARM and THUMB state ............ 34
Figure 4.5: Three stage pipeline operation ............................ 37
Figure 4.6: General block diagram of the system ................. 42
Figure 4.7: LPC 2138 evaluation board ................................ 43
Figure 4.8: Flow chart of the program ................................. 45
Figure 4.9: Screenshot of the software Flash Magic ............... 46
Figure 4.10: Multitasking of two tasks ................................. 47
Figure 4.11: Screenshot of hyper terminal (UART) ................. 48
Figure 4.12: Screenshot of GPIO-0 shows Task 2 and Task 4 .... 48
Figure 4.13: Screenshot of GPIO-1 shows Task 1 and Task 3 .... 49
Figure 4.14: Screenshot showing all four tasks running .......... 49
Figure 5.1: ARM Cortex A5 architecture .............................. 53
Figure 5.2: ARM Cortex A7 pipeline .................................. 53
Figure 5.3: ARM Cortex A15 pipeline ................................. 54
Figure 5.4: Cortex R4 Processor architecture ......................... 55
Figure 5.5: Architecture of Cortex M0 processor ................... 57
Figure 5.6: NVIC working in Cortex M series processor ......... 57
Figure 5.7: Cortex M series performance chart ..................... 58
Figure 5.8: Cortex M3 processor architecture ........................ 58
Figure 5.9: Instruction set for Cortex M0 and M3 .................... 59
Figure 6.1: PSoC5 development board ............................... 62
Figure 7.16: Screenshot of tempLog.dat file .......................... 104
Figure 7.17: Plot generated by gnuplot ............................... 104