# CONTENTS

Acknowledgement  
Abstract  
List of Tables  
List of Figures  
List of Symbols and Abbreviations  

## Chapter 1 Introduction
1.1 Overview  
1.2 Problem Outline  
1.3 Objective and Methodology  
1.4 Thesis Outline

## Chapter 2 Literature Outline
2.1 Defects-Tolerant works  
2.2 Fault Tolerant Works

## Chapter 3 Fault Free Coding
3.1 Background  
3.2 Reliability in Nano-Scale Designs  
3.2.1 Permanent Defects  
3.2.2 Transient Faults  
3.3 High-Energy Particles

## Chapter 4 Loop Feedback Error Correction
4.1 Majority Multiplexing for VLSI Technology Designs  
4.2 Design Outline  
4.3 System Overview  
4.4 Fault Secure Detector-Error Correcting Codes (ECC)  
4.4.1 Error Correcting Code Reviews  
4.4.2 Fault Secure Detector-ECC Definition  
4.5 Euclidean Geometric Codes  
4.6 Previous Approaches on Majority Logic Decoder (MLD)  
4.6.1 Simple Majority Logic Decoder  
4.6.2 Syndrome Fault Detection -MLD  
4.7 Majority Coding
Chapter 5  Sectional Memory Address Coding  58
   5.1 Progressive Data Streaming Approach  59
   5.2 Memory Section Addressing Approach  61
   5.3 Results  64
   5.4 Conclusion  68

Chapter 6  Line Switch Error Coding  69
   6.1 Sequence Switch Coding  72
   6.2 Unbounded Line Switch Error Coding  73
   6.3 Optimization of Bus Transition  75
   6.4 Result Analysis  78
      6.4.1 Simulation Waveforms  78
   6.5 Synthesis Report  83
      6.5.1 Implementation of the Proposed System  83

Chapter 7  Conclusion and Future Scope  95
   7.1 Conclusion  95
   7.2 Future Scope  96

References  97

List of Publications  107